PE42551
Product Specification
Evaluation Kit
The SPDT Switch Evaluation Kit board was
designed to ease customer evaluation of the
PE42551 SPDT switch. The RF common port is
connected through a 50
Ω
transmission line to J2.
Port 1 and Port 2 are connected through 50
Ω
transmission lines to J1 and J3. A through
transmission line connects SMA connectors J4
and J5. This transmission line can be used to
estimate the loss of the PCB over the
environmental conditions being evaluated.
The board is constructed of a two metal layer
FR4 material with a total thickness of 0.032”. The
transmission lines were designed using a
coplanar waveguide with ground plane (28 mil
core, 47.6 mil width, 30 mil gap).
Good RF layout and prudent use of vias is critical
for obtaining the specified isolation performance
for the device shown in this datasheet.
J6 provides a means for controlling DC and
digital inputs to the device. The provided jumpers
short the package pin to ground for logic low.
When the jumper is removed, the pin is pulled up
to V
DD
for logic high. When the jumper is in place,
3 µA of current will flow through the 1MΩ pull up
resistor. This extra current should not be
attributed to the requirements of the device.
Figure 5. Evaluation Board Layouts
Peregrine Specification 101-0151
Figure 6. Evaluation Board Schematic
Peregrine Specification 102-0198
J6
HEADER 7X2
1
3
5
7
9
11
13
C1
DNI
R1
1M
R2
1M
1
3
5
7
9
11
13
2
4
6
8
10
12
14
2
4
6
8
10
12
14
20
19
18
17
16
VDD
GND
1
J1
SMASM
1
2
VSS/GND
C2
DNI
GND
GND
15
14
13
12
11
C3
DNI
C1
GND
GND
RF1
GND
GND
GND
GND
50 OHM T-Line
C2
2
3
4
5
50 OHM T-Line
1
J3
SMASM
U1
PE42551
RF2
GND
GND
GND
GND
6
7
8
RFC
9
J2
SMASM
1
2
50 OHM T-Line
J4
SMASM
1
2
10
50 OHM T-Line
1
J5
SMASM
Document No. 70-0350-02
│
www.psemi.com
©2010-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 4 of 9
2
2
PSEMI [ Peregrine Semiconductor ]
