2. MODULE STRUCTURE
2.1 Counter Drawing
* See Appendix
2.2 Interface Pin Description
LCM Connector : MOLEX 53261-1590
Pin No.
1
2
3
4
5
6
7
8~11
12~15
Symbol
FLM
LP
CL2
/DISP
VDD
VSS
VEE
UD0~UD3
LD0~LD3
H/L
H/L
Level
H
H->L
H->L
H/L
Function
The FLM signal indicating the beginning of each display cycle
Display data latch pulse
Display data shift clock
‘H’ : Display ON ; ’L’ : Display OFF
Power supply for logic curcuit
Ground
Contrast adjustment voltage , VEE-VSS=22.5 V at 25°C
Upper Screen Display data
Lower Screen Display data
Mating connector :
MOLEX 51021-1500(HOUSING)*1 + MOLEX 50058-8000(TERMINAL)*15
CCFL Connector : MITSUMI : M63-M83-04
Interface
CCFL
Back
Light
Pin
1
2~3
4
Signal
VCCFL
NC
VCCFL
Function
Power supply for CCFL back light
No connection
Power supply for CCFL back light
Mating connector :
MITSUMI : M61M73-04/M60-04-30-114P(STRAIGHT)/ M60-04-30-134P(ANGLE)
PG640480FRT-ANN-I
Rev. 0
Page8
POWERTIP [ POWERTIP TECHNOLOGY ]
