欢迎访问ic37.com |
会员登录 免费注册
发布采购

PO74HSTL85352ASR 参数 Datasheet PDF下载

PO74HSTL85352ASR图片预览
型号: PO74HSTL85352ASR
PDF下载: 下载PDF文件 查看货源
内容描述: 该PO74HSTL85352A是一个低偏移,有针对性地满足高性能时钟和数据分发应用的要求1至2差分扇出缓冲器。 [The PO74HSTL85352A is a low-skew, 1-to-2 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications.]
分类和应用: 时钟
文件页数/大小: 7 页 / 1394 K
品牌: POTATO [ POTATO SEMICONDUCTOR CORPORATION ]
 浏览型号PO74HSTL85352ASR的Datasheet PDF文件第1页浏览型号PO74HSTL85352ASR的Datasheet PDF文件第2页浏览型号PO74HSTL85352ASR的Datasheet PDF文件第3页浏览型号PO74HSTL85352ASR的Datasheet PDF文件第5页浏览型号PO74HSTL85352ASR的Datasheet PDF文件第6页浏览型号PO74HSTL85352ASR的Datasheet PDF文件第7页  
PO74HSTL85352A
www.potatosemi.com
LVCMOS Input to HSTL Output 1:2 Fanout Buffer
300MHz TTL/CMOS Potato Chip
Power Supply Characteristics
Symbol
Description
Quiescent Power Supply Current
Test Conditions (1)
Vcc=Max, Vin=Vcc or GND
Min
Typ
Max
Unit
Icc
Q
Notes:
1.
2.
3.
4.
-
0.1
30
uA
For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
Typical values are at Vcc = 3.3V, 25°C ambient.
This parameter is guaranteed but not tested.
Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
Switching Characteristics
Symbol
Description
Propagation Delay CLKA or CLKB to Output pair
Test Conditions (1)
CL = 15pF
0.8V – 2.0V
CL = 15pF, 125MHz
CL = 15pF, 125MHz
CL =15pF
M ax
Unit
t
PD
tr/tf
tsk(o)
tsk(pp)
fmax
Notes:
3.2
0.8
30
350
300
250
ns
ns
ps
ps
MHz
Rise/Fall Time
Output Pin to Pin Skew (Same Package)
Output Skew (Different Package)
Input Frequency
1. See test circuits and waveforms.
2. tpLH, tpHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested.
3. Airflow of 1m/s is recommended for frequencies above 133MHz
Potato Semiconductor Corporation
4
01/01/10