欢迎访问ic37.com |
会员登录 免费注册
发布采购

PO74G16245B 参数 Datasheet PDF下载

PO74G16245B图片预览
型号: PO74G16245B
PDF下载: 下载PDF文件 查看货源
内容描述: 1.2V - 3.6V , 16位双向收发器与3态输出 [1.2v-3.6v, 16-bit Bidirectional Transceiver with 3 state outputs]
分类和应用:
文件页数/大小: 7 页 / 643 K
品牌: POTATO [ POTATO SEMICONDUCTOR CORPORATION ]
 浏览型号PO74G16245B的Datasheet PDF文件第2页浏览型号PO74G16245B的Datasheet PDF文件第3页浏览型号PO74G16245B的Datasheet PDF文件第4页浏览型号PO74G16245B的Datasheet PDF文件第5页浏览型号PO74G16245B的Datasheet PDF文件第6页浏览型号PO74G16245B的Datasheet PDF文件第7页  
PO74G16245B
1.2v-3.6v, 16-bit Bidirectional Transceiver with 3 state outputs
74 Series GHz Logic
FEATURES:
. Patented technology
. Operating frequency up to 1GHz with 2pf load
. Operating frequency up to 730MHz with 5pf load
. Operating frequency up to 320MHz with 15pf load
. Operating frequency up to 75MHz with 50pf load
. VCC Operates from 1.2V to 3.6V
. Propagation delay < 1.65ns max with 15pf load
. Low input capacitance: 5pf typical
. Available in 48pin TSSOP package
12/18/08
DESCRIPTION:
Potato Semiconductor’s PO74G16245B is designed for
world top performance using submicron CMOS
technology to achieve 1GHz TTL /CMOS output
frequency with less than 1.65ns propagation delay.
This Octal bus buffer gate is designed for 1.2-V to
3.6-V V
CC
operation.
The
PO74G16245B
features independent 16-bit
Bidirectional Transceiver with 3 state outputs. Each
output is disabled when the associated output-
enable(OE) input is high.
Pin Configuration
1DIR
1B0
1B1
GND
1B2
1B3
VCC
1B4
1B5
GND
1B6
1B7
2B0
2B1
GND
2B2
2B3
VCC
2B4
2B5
GND
2B6
2B7
2DIR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1OE
1A0
1A1
GND
1A2
1A3
VCC
1A4
1A5
GND
1A6
1A7
2A0
2A1
GND
2B2
2A3
VCC
2A4
2A5
GND
2A6
2A7
2OE
Logic Block Diagram
1DIR
1OE
1A0
1B0
1A1
1B1
1A2
1B2
1A3
1B3
1A4
1B4
1A5
1B5
1A6
1B6
1A7
1B7
2A7
2B7
2A6
2B6
2A5
2B5
2A4
2B4
2A3
2B3
2A2
2B2
2A1
2B1
2A0
2B0
2DIR
2OE
Pin Description
Pin Name
xOE
xDIR
X
A
X
X
B
X
Truth Table
Inputs
xOE
L
L
H
xDIR
L
H
X
Bus B Data to Bus A
Bus A Data to Bus B
Z
Outputs
De s cription
3- State Output Enable Inputs (Active LOW)
Direction Control Input
Side A Inputs or 3- State Inputs
Side B Outputs or 3- State Outputs
Ground
Power
GND
V
CC
1
Copyright
© Potato Semiconductor Corporation