欢迎访问ic37.com |
会员登录 免费注册
发布采购

PO74G304ATU 参数 Datasheet PDF下载

PO74G304ATU图片预览
型号: PO74G304ATU
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V 1 : 4的CMOS时钟缓冲驱动器 [3.3V 1:4 CMOS Clock Buffered Driver]
分类和应用: 驱动器时钟
文件页数/大小: 6 页 / 578 K
品牌: POTATO [ POTATO SEMICONDUCTOR CORPORATION ]
 浏览型号PO74G304ATU的Datasheet PDF文件第2页浏览型号PO74G304ATU的Datasheet PDF文件第3页浏览型号PO74G304ATU的Datasheet PDF文件第4页浏览型号PO74G304ATU的Datasheet PDF文件第5页浏览型号PO74G304ATU的Datasheet PDF文件第6页  
PO74G304A
3.3V 1:4 CMOS Clock Buffered Driver
700MHz TTL/CMOS Potato Chip
07/31/06
FEATURES:
• Patented technology
• Operating frequency up to 700MHz with 2pf load
• Operating frequency up to 650MHz with 5pf load
• Operating frequency up to 450MHz with 15pf load
• Operating frequency up to 100MHz with 50pf load
• Very low output pin to pin skew < 100ps Max
• Very low pulse skew < 150ps Max
• VCC = 1.65V to 3.6V
• Propagation delay < 2.0ns max with 15pf load
• Low input capacitance: 3pf typical
• 1:4 fanout
• Packaging (Pb-free & Green available)
• Available in 8-pin TSSOP package
DESCRIPTION:
Potato Semiconductor’s PO74G304A is designed for
world top performance using submicron CMOS technol-
ogy to achieve 700MHz TTL output frequency with less
than 100ps output pin to pin skew.
PO74G304A is a 3.3V CMOS 1 input to 4 outputs
Buffered driver to achieve 700MHz output frequency.
Typical applications are clock and signal distribution.
They are used for networking and communications
applications.
Inputs can be driven from either 3.3V or 5V devices.
This feature allows the use of these devices as translators
in a mixed 3.3V/5V system environment.
Pin Configuration
Logic Block Diagram
Y0
CLK_IN
OE
Y0
GND
1
2
3
4
8
7
6
5
Y3
Y2
VDD
Y1
OE
CLK_IN
Y3
Y1
Y2
Pin Description
Pin#
1
2
3,5,7,8
4
6
De s cription
5V Tolerant clock input
Active High Output Enable.
LVCMOS level outputs
Groun
3.3V powe
FUNCTION TABLE
INPUTS
CLKIN
OE
OUTPUT
1Y (0:3)
L
H
L
H
L
L
H
H
L
L
L
H
1
Copyright
© 2005-2006, Potato Semiconductor Corporation