欢迎访问ic37.com |
会员登录 免费注册
发布采购

PO74G112ASR 参数 Datasheet PDF下载

PO74G112ASR图片预览
型号: PO74G112ASR
PDF下载: 下载PDF文件 查看货源
内容描述: 双负边沿触发的JK触发器具有清零和预设 [DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET]
分类和应用: 触发器
文件页数/大小: 6 页 / 579 K
品牌: POTATO [ POTATO SEMICONDUCTOR CORPORATION ]
 浏览型号PO74G112ASR的Datasheet PDF文件第1页浏览型号PO74G112ASR的Datasheet PDF文件第2页浏览型号PO74G112ASR的Datasheet PDF文件第3页浏览型号PO74G112ASR的Datasheet PDF文件第5页浏览型号PO74G112ASR的Datasheet PDF文件第6页  
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
PO74G112A
04/19/09
74 Series GHz Logic
Test Waveforms
V
I
Timing
Input
t
w
V
I
Input
V
M
V
M
0V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Data Input
t
su
V
M
t
h
V
I
V
M
0V
V
M
0V
V
I
Input
t
PLH
Output
t
PHL
Output
V
M
V
M
V
M
V
M
0V
t
PHL
V
OH
V
M
V
OL
t
PLH
V
OH
V
M
V
OL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
Output
Control
t
PZL
V
I
V
M
V
M
0V
t
PLZ
V
LOAD
/2
V
M
t
PZH
V
OL
+ V
Δ
t
PHZ
V
M
V
OH
- V
Δ
V
OH
≈0
V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
V
OL
Output
Waveform 1
S1 at V
LOAD
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
Test Circuit
Vcc
Pulse
Generator
D.U.T
50
15pF
to
2pF
4
Copyright
© Potato Semiconductor Corporation