欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM8378 参数 Datasheet PDF下载

PM8378图片预览
型号: PM8378
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom IC,]
分类和应用:
文件页数/大小: 2 页 / 41 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM8378的Datasheet PDF文件第2页  
PM8378
CTS 18x4G
Advance
18-Port 4.25 Gbit/s FC-AL Cut-Through Switch
The CTS 18x4G is designed to interface
directly to Fibre Channel disk drives in a
storage array. It can interface directly to
optics or to cables at the ingress/egress
point of an enclosure and is able to
determine if an incoming frame is
destined for a drive within that enclosure.
After determining which port is
associated with the frames recipient, a
cut through operation to that port is
performed thereby significantly reducing
system latency and improving perfor-
mance.
The CTS 18x4G provides unique disk
isolation features that significantly
increase total system availability,
reliability, and serviceability.
CUT-THROUGH SWITCHING
• Integrated cut-through switching and
arbitration management enables up to
200% improvement in EDR and IOPS.
• Parallel arbitration supported with
arbitration priority and access fairness
preserved
• Automatic or CPU controlled
initialization of AL_PA table.
• Supports dynamic half duplex, half/full
duplex operation, LPSM transfer state,
multicast/broadcast (OPNy).
HIGH-SPEED INTERFACE
• Independent per-channel selectable
high-speed outputs support 8 levels of
programmable pre-emphasis and 8
levels of output swing. Selectable pre-
emphasis counteracts dielectric losses
and allow maximum reach on printed
circuit boards
• Independent per-channel selectable
high-speed inputs support 30 levels of
programmable receive equalization for
improved signal integrity.
• Integrated 100
differential
termination for signal integrity, smaller
solution footprint, and lower
component count..
FEATURES
GENERAL
• Rate selectable 1.0625, 2.125 or 4.25
Gbit/s physical interfaces.
• Pin, software and register compatible
with PM8368 PBC 18x2G and PM8369
PBC 18x4G.
• Compliant to FC jitter specifications on
a per-port basis.
• Supports single-ended or differential
106.25 MHz reference clock.
• Per port monitoring and diagnostics:
LPSM Monitoring on each port.
Disk isolation and per port serial
loopback.
Configurable Digital Loss of Link:
analog LOS Detect, 8B/10B
disparity errors/error rate, CRC
errors/error rate, word
synchronization error/error rate, and
compliant frequency of comma
patterns detected (configurable
thresholds for each with
corresponding pin interrupts).
• Built-in self test capability with FC
Frame Generator/Comparator.
BLOCK DIAGRAM
CTS Logic
Arb
Mgmt
Cut Thru
Mgmt
AL_PA
Table
Frame Generator
Frame Comparator
RDIN[0]
RDIP[0]
RX SERDES
RDIN[1]
RDIP[1]
RX FIFO
TX FIFO
TX SERDES
TDON[0]
TDOP[0]
RX FIFO
TX FIFO
TDON[1]
TDOP[1]
RDIN[17]
RDIP[17]
RX FIFO
TX FIFO
TDON[17]
TDOP[17]
JTAG
CDRU
CPU
CONTROL
TDO
MDC_SCL
CLK_SEL
TWI_SEL
TRSTB
RESETB
DLOLB
INTRB
DLOLBYP_MSK
FULL_RATE
DEVBYPSB
TRUST_MODE
RECEQUALIZ[1:0]
MON_BYP_PORT
REFCLK_S
DVPRTAD[5:0]
MDIO_SDA
REFCLK_N
REFCLK_P
EXTCAP
PREEMPH[1:0]
PMC-2030688
Issue 2
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC.,
AND FOR ITS CUSTOMERS’ INTERNAL USE
© Copyright PMC-Sierra, Inc. 2004.
All rights reserved.
BYPASS[17:0]
OENB
TCK
TMS
TDI