欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7348 参数 Datasheet PDF下载

PM7348图片预览
型号: PM7348
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM/SONET/SDH IC, CMOS, PBGA324,]
分类和应用: ATM异步传输模式
文件页数/大小: 318 页 / 1736 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7348的Datasheet PDF文件第285页浏览型号PM7348的Datasheet PDF文件第286页浏览型号PM7348的Datasheet PDF文件第287页浏览型号PM7348的Datasheet PDF文件第288页浏览型号PM7348的Datasheet PDF文件第290页浏览型号PM7348的Datasheet PDF文件第291页浏览型号PM7348的Datasheet PDF文件第292页浏览型号PM7348的Datasheet PDF文件第293页  
S/UNI-IMA-4 Telecom Standard Product Data Sheet  
Released  
13.6 Diagnostic features  
13.6.1 ICP Cell Trace  
The S/UNI-IMA-4 can be configured to forward incoming ICP cells to microprocessor, by  
setting the proper bits in the RIPP Group Configuration memory. The content of the forwarded  
ICP cell is stored in the ICP cell buffer registers.  
The ICP cell data exchange between RIPP and the microprocessor is controlled via the use of a  
lock bit (which is located in the ICP cell forwarding Control register) and the PM_ICP_AVL  
interrupt. The data exchange protocol is as follows:  
S/UNI-IMA-4 sees a new ICP cell and starts polling the lock bit.  
If the lock bit is current set, the cell is not forwarded.  
The ICP cell data content is copied to the ICP cell buffer registers.  
The PM_ICP_AVL bit is set, this will cause an ICP_CELL_AVL_INT.  
To read the ICP cell, the lock bit must be set by writing ‘1’ to the ICP_FWD_LOCK_REQ bit in  
the ICP forwarding control register. Once the lock is granted when the  
ICP_FWD_LOCK_GRANT bit read back as ‘1’. The lock bit must be set prior to clearing the  
interrupt, otherwise it is possible to have multiple interrupt generated.  
The interrupt should be cleared by reading the ICP cell forwarding status register.  
The data may be readout from Forwarding ICP cell buffer registers.  
The ICP_FWD_LOCK_REQ should be cleared bit by writing to the register location.  
13.6.2 SDRAM Diagnostic access  
Diagnostic access of the external SDRAM is provided to enable SDRAM initialization and  
testing. The access to the SDRAM is provided on a cell buffer granularity. Each cell buffer is 64  
bytes. By providing cell buffer burst access to the SDRAM, the SDRAM diagnostic accesses  
utilize the same burst access timing as is used when the S/UNI-IMA-4 is operating.  
Prior to performing any diagnostic accesses to the SDRAM, the SDRAM interface must be  
placed in diagnostic mode. In diagnostic mode, all automatic accesses from the S/UNI-IMA-4  
(except refresh) are disabled and all accesses are controlled via the microprocessor interface.  
To write to the SDRAM, first the image of the cell must be written into the SDRAM DIAG  
Burst-Write RAM using the SDRAM DIAG Burst RAM Indirect Access. Once the image of the  
cell has been written, a command to transfer the data into the external SDRAM should be issued  
using the SDRAM DIAG WRITE CMD registers. The SDRAM DIAG WRITE CMD registers  
specify the address of the cell buffer to be written in the external SDRAM.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2020889, Issue 2  
289  
 复制成功!