欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73488 参数 Datasheet PDF下载

PM73488图片预览
型号: PM73488
PDF下载: 下载PDF文件 查看货源
内容描述: 5 Gbit / s的ATM交换矩阵单元 [5 Gbit/s ATM Switch Fabric Element]
分类和应用: 异步传输模式ATM
文件页数/大小: 2 页 / 58 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73488的Datasheet PDF文件第2页  
PMC-Sierra,Inc.
Released
• Supports 128 internal multicast
groups, expandable to 256 K with
external SRAM.
• Provides 64 internal cell buffers for
multicast cells.
PM73488
QSE
• Provides a demultiplexed address/data
CPU interface.
• Provides an IEEE 1149.1 (JTAG)
boundary scan test bus.
5 Gbit/s ATM Switch Fabric Element
FEATURES
SWITCHING ALGORITHM
• Supports blocking resolution in the
switch fabric.
• Guarantees a lower bound on switch
performance using a patented
randomization algorithm called Evil
Twin Switching™.
• Determines routes using specified bits
in the header (self-routing switch
fabric) for unicast traffic.
• Determines output groupings using a
lookup table for multicast traffic.
• Allows output ports to be combined in
groups of 1, 2, 4, 8, 16, or 32 for
unicast traffic.
• Allows output ports to be combined in
groups of 1, 2, or 4 for multicast traffic.
PHYSICAL CHARACTERISTICS
• 3.3 V supply voltage.
• 5 V tolerant inputs.
• 596-pin Enhanced Plastic Ball Grid
Array (EPBGA) package.
• Operates from a single 66 MHz clock.
DIAGNOSTIC/ROBUSTNESS
FEATURES
• Checks the header parity.
• Counts tagged cells.
• Checks for connectivity and stuck-at
faults on all switch fabric interconnects.
I/O FEATURES
• Provides 32 switch fabric interfaces
with integrated phase aligner clock
recovery circuitry.
• Provides a Start-Of-Cell (SOC) output
per four switch element interfaces.
• Provides an external 16-bit
Synchronous SRAM (SSRAM)
interface for multicast group
expansion.
APPLICATIONS
• A 5 Gbit/s Switch
• A 10 Gbit/s Switch
• A 5 Gbit/s-to-20 Gbit/s Scalable Switch
Architecture
• A 2.4 Gbit/s-to-80 Gbit/s Scalable
Switch Architecture
• A 5 Gbit/s-to-320 Gbit/s Scalable
Switch Architecture
MULTICAST SUPPORT
• Supports optimal tree-based multicast
replication in the switch fabric.
BLOCK DIAGRAM
Backpressure/Ack Flow
External SSRAM
To QRT/QSE
Phase Aligners
and
Receive SE_D_IN
and SE_SOC_IN
Multicast
Path
Data
Drivers
To QRT/QSE
BP/ACK to
QRT/QSE
BP_ACK
Drivers
Arbiter
Phase Aligners and
Receive
BP_ACK_IN
BP/ACK from
QRT/QSE
Microprocessor
Interface
Unicast Routing and
Distribution Path
JTAG
PMC-1980617 (R3)
© 2001PMC-Sierra, Inc.