欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7346 参数 Datasheet PDF下载

PM7346图片预览
型号: PM7346
PDF下载: 下载PDF文件 查看货源
内容描述: SATURN QUAD用户网络接口, J2 , E3 , T3 [SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3]
分类和应用: 网络接口
文件页数/大小: 419 页 / 2502 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7346的Datasheet PDF文件第79页浏览型号PM7346的Datasheet PDF文件第80页浏览型号PM7346的Datasheet PDF文件第81页浏览型号PM7346的Datasheet PDF文件第82页浏览型号PM7346的Datasheet PDF文件第84页浏览型号PM7346的Datasheet PDF文件第85页浏览型号PM7346的Datasheet PDF文件第86页浏览型号PM7346的Datasheet PDF文件第87页  
PM7346 S/UNI-QJET  
DATASHEET  
PMC-960835  
ISSUE 6  
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3  
m-bits, and Remote Loss of Frame (a-bit) are detected by the J2-FRMR. In  
addition to providing indication signals of these states, the J2-FRMR will  
optionally generate an interrupt when any of these status signals changes.  
J2 LOS is declared when no marks have been received for one of 15, 31, 63, or  
255 consecutive bit periods. J2 LOS is cleared when either 15, 31, 63, or 255  
consecutive bit periods have passed without an excessive zeros (8 or more  
consecutive zeros) detection as required by ITU-T G.775.  
J2 LOF is declared when 7 or more consecutive multiframes with errored framing  
patterns are received. The J2 LOF is cleared when 3 or more consecutive  
multiframes with correct framing patterns are received. A framing algorithm  
which takes into account the CRC calculation is also available. The framing  
algorithms are described in the following text.  
J2 Physical Layer AIS is declared when 2 or less zeros are detected in a  
sequence of 3156 bits. It is cleared when 3 or more zeros is detected in a  
sequence of 3156 bits as required by ITU-T G.775.  
J2 Payload AIS is detected when the incoming J2 payload has 2 or less zeros in  
a sequence of 3072 bits. It is cleared when 3 or more zeros are detected in a  
sequence of 3072 bits.  
The J2-FRMR may be forced to re-frame by microprocessor control. Similarly,  
the microprocessor may disable the J2-FRMR from reframing due to framing bit  
errors.  
The J2-FRMR may be configured, and all sources of interrupts may be masked  
or acknowledged, via internal registers. These internal registers are accessed  
via a generic microprocessor bus.  
9.3.1 J2 Frame Find Algorithms  
The J2-FRMR searches for frame alignment using one of two algorithms, as  
selected by the CRC_REFR bit in the J2-FRMR Configuration Register.  
When the CRC_REFR bit is set to logic 0, the J2-FRMR uses only the frame  
alignment sequence to find frame, searching for three consecutive correct frame  
alignment sequences. The frame find block searches for the entire 9-bit  
sequence (spread over two multiframes) at the same time, greatly reducing the  
time required to find frame alignment. The framing process with CRC-REFR  
cleared is illustrated in Figure 8.  
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 62  
 复制成功!