欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73123-PI 参数 Datasheet PDF下载

PM73123-PI图片预览
型号: PM73123-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 8 LINK CES / DBCES AAL1 SAR [8 LINK CES/DBCES AAL1 SAR]
分类和应用:
文件页数/大小: 364 页 / 2908 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73123-PI的Datasheet PDF文件第72页浏览型号PM73123-PI的Datasheet PDF文件第73页浏览型号PM73123-PI的Datasheet PDF文件第74页浏览型号PM73123-PI的Datasheet PDF文件第75页浏览型号PM73123-PI的Datasheet PDF文件第77页浏览型号PM73123-PI的Datasheet PDF文件第78页浏览型号PM73123-PI的Datasheet PDF文件第79页浏览型号PM73123-PI的Datasheet PDF文件第80页  
RELEASED  
PM73123 AAL1GATOR-8  
DATASHEET  
PMC-2000097  
ISSUE 2  
8 LINK CES/DBCES AAL1 SAR  
The AAL1gator-8 reads the signaling nibble for each channel when it reads the  
last nibble of each channel’s data unless the SHIFT_CAS bit in the  
LIN_STR_MODE register is set. If the SHIFT_CAS bit is set then the AAL1gator-  
8 reads the signaling nibble for each channel when it reads the first nibble of  
each channel’s data. See Figure 7 for an example of a T1 frame. See Figure 8  
for an example of an E1 frame.  
Figure 7 Capture of T1 Signaling Bits (SHIFT_CAS=0)  
Line Signals During the Last Frame of a Multiframe  
RL_SER  
...  
0
1
2
21  
22  
23  
ABCD ABCD  
XXXX Channel 21 XXXX Channel22 XXXX  
Channel 23  
(t imeslots  
)
ABCD  
XXXX  
Channel 1  
ABCD  
ABCD  
XXXX  
Channel 2  
ABCD  
XXXX  
...  
RL_SIG  
...  
Channel 0  
XXXX - indicates signaling is ignored  
Figure 8 Capture of E1 Signaling Bits (SHIFT_CAS=0)  
Line Signals During the Last Frame of a Multiframe  
RL_SER  
...  
0
1
2
29  
30  
31  
ABCD ABCD  
XXXX Channel 29 XXXX Channel30 XXXX  
Channel 31  
(t imeslots  
)
ABCD  
Channel 0  
ABCD ABCD  
XXXX  
Channel 1 Channel 2  
ABCD  
XXXX  
XXXX  
...  
...  
RL_SIG  
XXXX - indicates signaling is ignored  
Note:  
AAL1gator-8 treats all 32 timeslots identically. Although E1 data streams  
contain 30 timeslots of channel data and 2 timeslots of control (timeslots 0  
and 16), data and signaling for all 32 timeslots are stored in memory and can  
be sent and received in cells.  
Unstructured data is received without regard to the byte alignment of data within  
a frame and is placed in the frame buffer in the order in which it arrives. Figure 9  
shows the basic components of the TFTC.  
Figure 9 Transmit Frame Transfer Controller  
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL  
76  
 复制成功!