欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73123-PI 参数 Datasheet PDF下载

PM73123-PI图片预览
型号: PM73123-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 8 LINK CES / DBCES AAL1 SAR [8 LINK CES/DBCES AAL1 SAR]
分类和应用:
文件页数/大小: 364 页 / 2908 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73123-PI的Datasheet PDF文件第65页浏览型号PM73123-PI的Datasheet PDF文件第66页浏览型号PM73123-PI的Datasheet PDF文件第67页浏览型号PM73123-PI的Datasheet PDF文件第68页浏览型号PM73123-PI的Datasheet PDF文件第70页浏览型号PM73123-PI的Datasheet PDF文件第71页浏览型号PM73123-PI的Datasheet PDF文件第72页浏览型号PM73123-PI的Datasheet PDF文件第73页  
RELEASED  
PM73123 AAL1GATOR-8  
DATASHEET  
PMC-2000097  
ISSUE 2  
8 LINK CES/DBCES AAL1 SAR  
Table 3 shows how the CFG_ADDR field is used in different modes.  
Table 3 CFG_ADDR and PHY_ADDR Bit Usage in SRC direction  
Polling  
Selection  
MODE  
PHY_ADDR Pins CFG_ADDR PHY_ADDR Pins  
CFG_ADDR  
[4:0]=device  
[2:0]=device  
[4:0]=device  
[2:0]=device  
[4:0]=device  
[2:0]=device  
[4:0]=device  
UTOPIA-2  
Single-Addr  
[15:0]=device  
[15:0]=device  
Any-PHY  
with CSB  
CFG_ADDR is  
prepended  
[3:0]=device  
[3:0]=device  
[3:0]=device  
Any-PHY  
without  
CSB  
CFG_ADDR is  
prepended  
Notes:  
In Any-PHY mode, in the SRC direction the AAL1gator-8 will prepend the cell  
with CFG_ADDR[15:0]. In 8-bit mode the cell will be prepended with  
CFG_ADDR[7:0]  
In Any-PHY mode, if CS_MODE_EN=’1’ then CFG_ADDR[4:3] = “00”.  
In Any-PHY mode, if CS_MODE_EN=’0’ then CFG_ADDR[4]=”0”.  
9.1.2 UTOPIA Sink Interface (SNK_INTF)  
The SNK_INTF block receives cells from the UTOPIA interface and sends them  
to the UMUX interface. Depending on the value of the UTOP_MODE field in the  
UI_SNK_CFG register, the UTOPIA interface acts either as an UTOPIA master  
(controls the read enable signal) or as an UTOPIA PHY device (controls the cell  
available signal). As a PHY device the SNK_INTF can either be a UTOPIA Level  
One device, where it is the only device on the UTOPIA bus, or a UTOPIA Level  
Two device where other devices can coexist on the UTOPIA bus. As a master  
device the SNK_INTF can only function as a UTOPIA Level One device.  
If 16_BIT_MODE is set in the UI_SNK_CFG register then all 16 bits of the  
UTOPIA data bus are used. 16_BIT_MODE must be ‘0’ in UTOPIA master mode.  
In master mode, the SNK_INTF block receives RATM_D, RATM_PAR,  
RATM_SOC, and RATM_CLAV while driving RATM_ENB. Once the UI is  
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL  
69  
 复制成功!