欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73123-PI 参数 Datasheet PDF下载

PM73123-PI图片预览
型号: PM73123-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 8 LINK CES / DBCES AAL1 SAR [8 LINK CES/DBCES AAL1 SAR]
分类和应用:
文件页数/大小: 364 页 / 2908 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73123-PI的Datasheet PDF文件第285页浏览型号PM73123-PI的Datasheet PDF文件第286页浏览型号PM73123-PI的Datasheet PDF文件第287页浏览型号PM73123-PI的Datasheet PDF文件第288页浏览型号PM73123-PI的Datasheet PDF文件第290页浏览型号PM73123-PI的Datasheet PDF文件第291页浏览型号PM73123-PI的Datasheet PDF文件第292页浏览型号PM73123-PI的Datasheet PDF文件第293页  
RELEASED  
PM73123 AAL1GATOR-8  
DATASHEET  
PMC-2000097  
ISSUE 2  
8 LINK CES/DBCES AAL1 SAR  
Register 0x84000H: DLL Configuration Register (DLL_CFG_REG)  
Bit  
Type  
Function  
Default  
15:6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Unused  
Reserved  
OVERRIDE  
Unused  
X
0
0
X
0
0
0
R/W  
Reserved  
Reserved  
Reserved  
The DLL Configuration Register controls the basic operation of the DLL.  
OVERRIDE:  
The override control (OVERRIDE) disables the DLL operation. When  
OVERRIDE is set low, the DLL generates the clock by delaying the SYS_CLK  
until the rising edge of internal SYS_CLK occurs at the same time as the  
rising edge of external SYS_CLK. When OVERRIDE is set high, the clock  
output is a buffered version of the SYS_CLK input.  
Note that when clearing the OVERRIDE bit, the DLL should be reset so that it  
acquires sync cleanly. The RUN bit is only cleared by a DLL reset so it will  
give a false indication if the DLL is not reset.  
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL  
289  
 复制成功!