欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73121-RI 参数 Datasheet PDF下载

PM73121-RI图片预览
型号: PM73121-RI
PDF下载: 下载PDF文件 查看货源
内容描述: AAL1分段重组处理器 [AAL1 Segmentation And Reassembly Processor]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 223 页 / 2148 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73121-RI的Datasheet PDF文件第59页浏览型号PM73121-RI的Datasheet PDF文件第60页浏览型号PM73121-RI的Datasheet PDF文件第61页浏览型号PM73121-RI的Datasheet PDF文件第62页浏览型号PM73121-RI的Datasheet PDF文件第64页浏览型号PM73121-RI的Datasheet PDF文件第65页浏览型号PM73121-RI的Datasheet PDF文件第66页浏览型号PM73121-RI的Datasheet PDF文件第67页  
PM73121AAL1gator II  
Data Sheet  
PMC-Sierra, Inc.  
PMC-980620  
,VVXHꢀꢁ  
AAL1 SAR Processor  
CLAV signal will not be asserted again until the device is ready to accept an entire cell. If the  
FIFO is filling, TPHY_CLAV will be deasserted when there is room for only four more bytes of  
data. See Figure 29 and Figure 30 for the RUTOPIA transfer timing diagrams.  
TPHY_CLK(i)  
TPHY_ADDR(i)*  
TPHY_CLAV(o)**  
TPHY_CLAV***  
TPHY_DATA(i)  
D1  
D2  
D3  
D
TPHY_SOC(i)  
/TPHY_EN(i)  
* Only used in MPHY mode  
** For MPHY mode  
*** For SPHY mode  
Figure 29. RUTOPIA Start-of-Transfer Timing  
TPHY_CLK(i)  
TPHY_ADDR(i)*  
TPHY_CLAV(o)**  
TPHY_CLAV***  
TPHY_SOC  
TPHY_DATA(i)  
/TPHY_EN(i)  
D47  
D48  
D49  
D50  
D51  
D52  
D53  
* Only used in MPHY mode  
** For MPHY mode  
*** For SPHY mode  
Figure 30. RUTOPIA End-of-Transfer Timing  
3.6 Receive Adaptation Layer Processor (RALP)  
The RALP moves data from the receive FIFO ATM cells in the RUTOPIA interface block to the  
external memory. The RALP does not verify the HEC because it expects a PHY layer device to  
verify the HEC before presenting the cell to the AAL1gator II.  
If SHIFT_VCI = 0, cells received with VCI(8) = 0 or Payload Type Indicator (PTI) = 4 to 7 are  
sent to the OAM queue and are stored using the pointers located in the OAM receive queue table.  
The head pointer is the address to the first cell received for each queue, and is usually maintained  
ꢃꢅ  
 
 
 复制成功!