欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73121-RI 参数 Datasheet PDF下载

PM73121-RI图片预览
型号: PM73121-RI
PDF下载: 下载PDF文件 查看货源
内容描述: AAL1分段重组处理器 [AAL1 Segmentation And Reassembly Processor]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 223 页 / 2148 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73121-RI的Datasheet PDF文件第51页浏览型号PM73121-RI的Datasheet PDF文件第52页浏览型号PM73121-RI的Datasheet PDF文件第53页浏览型号PM73121-RI的Datasheet PDF文件第54页浏览型号PM73121-RI的Datasheet PDF文件第56页浏览型号PM73121-RI的Datasheet PDF文件第57页浏览型号PM73121-RI的Datasheet PDF文件第58页浏览型号PM73121-RI的Datasheet PDF文件第59页  
PM73121AAL1gator II  
Data Sheet  
PMC-Sierra, Inc.  
PMC-980620  
,VVXHꢀꢁ  
AAL1 SAR Processor  
sor of 128 (for E1) or 96 (for T1). For these configurations the queues will always be sched-  
uled in the same frame. Therefore, even if these queues are added at different times they will  
still be scheduled at the same time.  
Staggering clocks of the different lines can also help. Since cells are scheduled when a frame  
completes, staggering lines can offset the frame completion point for the different lines with  
respect to each other.  
3. The actual build time of a cell depends on microprocessor activity and contention with other  
internal state machines for the AAL1gator II memory bus. Therefore there will be some minor  
CDV that is added on a per cell basis, based on current microprocessor/memory traffic. This  
CDV is usually less than 4 µs and is not very noticeable.  
4. If there is backpressure on the UTOPIA bus, cells will not be able to be sent which also causes  
CDV.  
3.3 Transmit Adaptation Layer Processor (TALP)  
3.3.1 OAM Cell Generation  
When an OAM cell transmission is requested, it is sent at the first available opportunity. Transmit  
OAM cells have higher priority than cells scheduled by the CSD circuit. Because of this, care  
should be taken to ensure that OAM cells do not overwhelm the transmitter to such an extent that  
data cells are starved of adequate opportunities. The rate of OAM cells must be limited for the  
AAL1gator II to maintain its maximum CSD data rate.  
To send an OAM cell, the Supervisory Processor (SP) writes supervisory cells into one of two  
dedicated cell buffers located in external memory. When the cell is assembled in the buffer, the  
SP must set the appropriate bit in the command register (refer to section 7.9 “CMDREG (Com-  
mand Register)” on page 165). The TALP sends the cell as soon as possible, then clears the  
appropriate attention bit to indicate the requested cell has been sent. If requests for both OAM  
cells are active at the time the command register is read by the AAL1gator II, OAM cell 0 will  
always be sent because it is assigned a higher priority. Therefore, to control the order of OAM cell  
transmission, the SP should set only one OAM attention bit at a time and wait until it is cleared  
before setting the other attention bit.  
OAM cells can optionally have the 48-byte OAM payload CRC-10 protected. This is accom-  
plished by a CRC circuit that monitors the OAM cell as it is sent to the TUTOPIA and computes  
the CRC on the fly. It then substitutes the 10-bit resultant CRC, preceded by six 0s, for the last  
two bytes of the cell.  
ꢂꢇ  
 复制成功!