欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5381 参数 Datasheet PDF下载

PM5381图片预览
型号: PM5381
PDF下载: 下载PDF文件 查看货源
内容描述: SATURN用户网络接口,用于2488 Mbit / s的 [SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S]
分类和应用: 网络接口
文件页数/大小: 487 页 / 2424 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5381的Datasheet PDF文件第328页浏览型号PM5381的Datasheet PDF文件第329页浏览型号PM5381的Datasheet PDF文件第330页浏览型号PM5381的Datasheet PDF文件第331页浏览型号PM5381的Datasheet PDF文件第333页浏览型号PM5381的Datasheet PDF文件第334页浏览型号PM5381的Datasheet PDF文件第335页浏览型号PM5381的Datasheet PDF文件第336页  
PMC-Sierra, Inc.  
PRELIMINARY  
PM5381 S/UNI-2488  
DATASHEET  
PMC-2000489  
ISSUE 1  
SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S  
ABRTE:  
The Abort Packet Enable bit enables the generation of an interrupt due to the reception of an  
aborted packet. When ABRTE is set to logic 1, the interrupt is enabled.  
MAXLE:  
The Maximum Length Packet Enable bit enables the generation of an interrupt due to the  
reception of a packet exceeding the programmable maximum packet length. When MAXLE  
is set to logic 1, the interrupt is enabled.  
MINLE:  
The Minimum Length Packet Enable bit enables the generation of an interrupt due to the  
reception of a packet that is smaller than the programmable minimum packet length. When  
MINLE is set to logic 1, the interrupt is enabled.  
LOFV:  
The LOFV bit gives the ATM Loss of Cell Delineation state. When LOFV is logic 1, an out of  
cell delineation (LOF) defect has persisted for the number of cells specified in the LCD Count  
Threshold register. When LOFV is logic 0, the RCFP has been in cell delineation for the  
number of cells specified in the RCFP LCD Count Threshold register. The cell time period  
can be varied by using the LCDC[10:0] register bits in the RCFP LCD Count Threshold  
register.  
OOFV:  
The OOFV bit indicates the ATM cell delineation or packet out of frame alignment state.  
When OOFV is logic 1, the cell delineation state machine is in the 'HUNT' or 'PRESYNC'  
states and is hunting for the cell boundaries or the packet processor is in Idle state. When  
OOFV is logic 0, the cell delineation state machine is in the 'SYNC' state (either Correction or  
Detection mode) and cells are passed through the receive FIFO or the packet processor is  
not in Idle state.  
Proprietary and Confidentail to PMC-Sierra Inc., and for its Customer’s Internal Use  
311  
 复制成功!