欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第431页浏览型号PM5363-BI的Datasheet PDF文件第432页浏览型号PM5363-BI的Datasheet PDF文件第433页浏览型号PM5363-BI的Datasheet PDF文件第434页浏览型号PM5363-BI的Datasheet PDF文件第436页浏览型号PM5363-BI的Datasheet PDF文件第437页浏览型号PM5363-BI的Datasheet PDF文件第438页浏览型号PM5363-BI的Datasheet PDF文件第439页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
17  
MICROPROCESSOR INTERFACE TIMING CHARACTERISTICS  
(T = -40°C to +85°C, V = 3.3 V ± 0.3 V, V = 2.5 V ± 0.2 V)  
A
DD3.3  
DD2.5  
Table 9  
- Microprocessor Interface Read Access  
Symbol Parameter  
Min Max Units  
tS  
Address to Valid Read Set-up Time  
Address to Valid Read Hold Time  
Address to Latch Set-up Time  
Address to Latch Hold Time  
Valid Latch Pulse Width  
10  
5
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
AR  
tH  
AR  
tS  
10  
10  
5
ALR  
tH  
ALR  
tV  
tS  
L
Latch to Read Set-up  
0
LR  
tH  
Latch to Read Hold  
5
LR  
tS  
RWB to Read Set-up  
10  
5
RWB  
tH  
RWB to Read Hold  
RWB  
RD  
tP  
Valid Read to Valid Data Propagation Delay  
Valid Read Negated to Output Tri-state  
Valid Read Negated to Output Tri-state  
70  
20  
50  
tZ  
tZ  
RD  
INTH  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
412