欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第403页浏览型号PM5363-BI的Datasheet PDF文件第404页浏览型号PM5363-BI的Datasheet PDF文件第405页浏览型号PM5363-BI的Datasheet PDF文件第406页浏览型号PM5363-BI的Datasheet PDF文件第408页浏览型号PM5363-BI的Datasheet PDF文件第409页浏览型号PM5363-BI的Datasheet PDF文件第410页浏览型号PM5363-BI的Datasheet PDF文件第411页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
The boundary scan register allows testing of board inter-connectivity. The  
boundary scan register consists of a shift register place in series with device  
inputs and outputs. Using the boundary scan register, all digital inputs can be  
sampled and shifted out on primary output, TDO. In addition, patterns can be  
shifted in on primary input, TDI and forced onto all digital outputs.  
13.7.1 TAP Controller  
The TAP controller is a synchronous finite state machine clocked by the rising  
edge of primary input, TCK. All state transitions are controlled using primary  
input, TMS. The finite state machine is described below.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
384  
 复制成功!