欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4351-RI 参数 Datasheet PDF下载

PM4351-RI图片预览
型号: PM4351-RI
PDF下载: 下载PDF文件 查看货源
内容描述: 联合E1 / T1收发器 [COMBINED E1/T1 TRANSCEIVER]
分类和应用: 数字传输控制器电信集成电路电信电路PC
文件页数/大小: 485 页 / 3011 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4351-RI的Datasheet PDF文件第103页浏览型号PM4351-RI的Datasheet PDF文件第104页浏览型号PM4351-RI的Datasheet PDF文件第105页浏览型号PM4351-RI的Datasheet PDF文件第106页浏览型号PM4351-RI的Datasheet PDF文件第108页浏览型号PM4351-RI的Datasheet PDF文件第109页浏览型号PM4351-RI的Datasheet PDF文件第110页浏览型号PM4351-RI的Datasheet PDF文件第111页  
STANDARD PRODUCT  
PM4351 COMET  
DATA SHEET  
PMC-1970624  
ISSUE 10  
COMBINED E1/T1 TRANSCEIVER  
AUTOOOF:  
The AUTOOOF bit allows global trunk conditioning to be applied to the  
receive data stream, BRPCM, immediately upon declaration of out of frame  
(OOF). When AUTOOOF is set to logic 1, while OOF is declared, the data on  
BRPCM for each channel is replaced with the data contained in the data  
trunk conditioning registers within RPSC. When AUTOOOF is set to logic 0,  
the ingress data is not automatically conditioned by RPSC when OOF is  
declared. However, if the RX-ELST is not bypassed, the RX-ELST trouble  
code will still be inserted in channel data while OOF is declared if the TRKEN  
register bit is logic 1. RPSC data and signaling trunk conditioning overwrites  
the RX-ELST trouble code.  
AUTOAIS:  
If the AUTOAIS bit is logic 1, AIS is inserted in the receive path and the  
signaling is frozen for the duration of a loss of signal condition. If AUTOAIS is  
logic 0, AIS may be inserted manually via the RAIS register bit.  
RUNI:  
The RUNI bit selects the source of receive data. If RUNI is a logic 1, the  
receive data stream and clock are expected to be presented on the RDAT  
and RCLKI inputs, respectively.  
If RUNI is a logic 0, the receive data and clock will be recovered from the  
analog RXTIP and RXRING inputs. These inputs will typically be connected  
to a signal transformer and may exhibit the attenuation and dispersion  
characteristics of short or long haul lines.  
BPV:  
In T1 mode, the BPV bit enables only bipolar violations to indicate line code  
violations and be accumulated in the PMON LCV Count Registers. When  
BPV is set to logic 1, BPVs (which are not part of a valid B8ZS signature if  
B8ZS line coding is used) generate an LCV indication and increment the  
PMON LCV counter. When BPV is set to logic 0, both BPVs (which are not  
part of a valid B8ZS signature if B8ZS line coding is used) and excessive  
zeros (EXZ) generate an LCV indication and increment the PMON LCV  
counter. Excessive zeros is a sequence of zeros greater than fifteen bits long  
for an AMI-coded signal and greater than seven bits long for a B8ZS-coded  
signal.  
In E1 mode, the BPV bit enables only bipolar violations to indicate line code  
violations and be accumulated in the PMON LCV Count Registers. (The  
O162 bit in the CDRC Configuration register provides two E1 LCV  
definitions.) When BPV is set to logic 1, BPVs (which are not part of a valid  
HDB3 signature if HDB3 line coding is used) generate an LCV indication and  
PROPRIETARY AND CONFIDENTIAL  
83  
 复制成功!