欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4351-NI 参数 Datasheet PDF下载

PM4351-NI图片预览
型号: PM4351-NI
PDF下载: 下载PDF文件 查看货源
内容描述: 联合E1 / T1收发器 [COMBINED E1/T1 TRANSCEIVER]
分类和应用: 数字传输控制器电信集成电路电信电路PC
文件页数/大小: 485 页 / 3011 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4351-NI的Datasheet PDF文件第21页浏览型号PM4351-NI的Datasheet PDF文件第22页浏览型号PM4351-NI的Datasheet PDF文件第23页浏览型号PM4351-NI的Datasheet PDF文件第24页浏览型号PM4351-NI的Datasheet PDF文件第26页浏览型号PM4351-NI的Datasheet PDF文件第27页浏览型号PM4351-NI的Datasheet PDF文件第28页浏览型号PM4351-NI的Datasheet PDF文件第29页  
STANDARD PRODUCT  
PM4351 COMET  
DATA SHEET  
PMC-1970624  
ISSUE 10  
COMBINED E1/T1 TRANSCEIVER  
1
FEATURES  
Monolithic device which integrates software selectable full-featured T1 and  
E1 framers and T1 and E1 short haul and long haul line interfaces.  
Meets or exceeds T1 and E1 shorthaul and longhaul network access  
specifications including ANSI T1.102, T1.403, T1.408, AT&T TR 62411, ITU-T  
G.703, G.704 as well as ETSI 300-011, CTR-4, CTR-12 and CTR-13.  
Provides encoding and decoding of B8ZS, HDB3 and AMI line codes.  
Provides receive equalization, clock recovery and line performance  
monitoring.  
Provides transmit jitter attenuation and digitally programmable long haul and  
short haul line build out.  
Provides on-board programmable binary sequence generators and detectors  
for error testing including support for patterns recommended in ITU-T O.151.  
Provides three full-featured HDLC controllers, each with 128-byte transmit  
and receive FIFO buffers.  
Automatically generates and transmits DS-1 performance report messages to  
ANSI T1.231 and ANSI T1.408 specifications.  
®
®
Compatible with Mitel ST -bus, AT&T CHI and MVIP PCM backplanes,  
supporting rates of 1.544 Mbit/s, 2.048 Mbit/s, 4.096 Mbit/s, and 8.192 Mbit/s.  
Up to four COMET devices may be byte-interleaved on a single backplane  
with no external circuitry.  
Supports NxDS0 fractional bandwidth backplane.  
Provides an 8-bit microprocessor bus interface for configuration, control, and  
status monitoring.  
Uses line rate system clock.  
Provides a IEEE P1149.1 (JTAG) compliant test access port (TAP) and  
controller for boundary scan test.  
Implemented in a low power 5 V tolerant +3.3 V CMOS technology.  
PROPRIETARY AND CONFIDENTIAL  
1