欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4318 参数 Datasheet PDF下载

PM4318图片预览
型号: PM4318
PDF下载: 下载PDF文件 查看货源
内容描述: 八进制E1 / T1 / J1线路接口设备 [OCTAL E1/T1/J1 LINE INTERFACE DEVICE]
分类和应用:
文件页数/大小: 244 页 / 2135 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4318的Datasheet PDF文件第6页浏览型号PM4318的Datasheet PDF文件第7页浏览型号PM4318的Datasheet PDF文件第8页浏览型号PM4318的Datasheet PDF文件第9页浏览型号PM4318的Datasheet PDF文件第11页浏览型号PM4318的Datasheet PDF文件第12页浏览型号PM4318的Datasheet PDF文件第13页浏览型号PM4318的Datasheet PDF文件第14页  
PRELIMINARY  
PM4318 OCTLIU  
DATASHEET  
PMC- 2001578  
ISSUE 3  
OCTAL E1/T1/J1 LINE INTERFACE DEVICE  
1
FEATURES  
Monolithic device which integrates eight T1/J1 or E1 short haul and long haul line interface circuits.  
Software switchable between T1/J1 and E1 operation on a per-device basis.  
Meets or exceeds T1/J1 and E1 shorthaul and longhaul network access specifications including ANSI  
T1.102, T1.403, T1.408, AT&T TR 62411, ITU-T G.703, G.704 as well as ETSI 300-011, CTR-4, CTR-  
12 and CTR-13.  
Provides encoding and decoding of B8ZS, HDB3 and AMI line codes.  
Provides receive equalization, clock recovery and line performance monitoring.  
Provides transmit and receive jitter attenuation.  
Provides digitally programmable long haul and short haul line build out.  
Provides a selectable, per channel independent de-jittered T1 or E1 recovered clock for system timing  
and redundancy.  
Provides PRBS generators and detectors on each tributary for error testing at DS1 and E1 rates as  
recommended in ITU-T O.151.  
Provides either serial clock/data or parallel Scaleable Bandwidth Interconnect (SBI) interfaces on the  
system side.  
Can be configured to act as a converter between the SBI interfaces and serial clock/data. In this  
mode, the LIUs are unused.  
Provides an 8-bit microprocessor bus interface for configuration, control, and status monitoring.  
Provides a hardware-only (no microprocessor) mode in which configuration data is read from an SPI-  
compatible serial PROM. The PROM interface can be cascaded such that multiple OCTLIU devices  
can be configured simultaneously from a single PROM.  
Uses line rate system clock.  
Provides an IEEE 1149.1 (JTAG) compliant Test Access Port (TAP) and controller for boundary scan  
test.  
Implemented in a low power 3.3 V tolerant 1.8/3.3 V CMOS technology.  
Available in a high density 288-pin Tape-SBGA (23 mm by 23 mm) package.  
Provides a –40°C to +85°C Industrial temperature operating range.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
1
 复制成功!