欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4314-RI 参数 Datasheet PDF下载

PM4314-RI图片预览
型号: PM4314-RI
PDF下载: 下载PDF文件 查看货源
内容描述: QUAD T1 / E1线路接口装置 [QUAD T1/E1 LINE INTERFACE DEVICE]
分类和应用: 数字传输接口电信集成电路电信电路装置PC
文件页数/大小: 170 页 / 804 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4314-RI的Datasheet PDF文件第1页浏览型号PM4314-RI的Datasheet PDF文件第2页浏览型号PM4314-RI的Datasheet PDF文件第3页浏览型号PM4314-RI的Datasheet PDF文件第5页浏览型号PM4314-RI的Datasheet PDF文件第6页浏览型号PM4314-RI的Datasheet PDF文件第7页浏览型号PM4314-RI的Datasheet PDF文件第8页浏览型号PM4314-RI的Datasheet PDF文件第9页  
PM4314 QDSX  
DATA SHEET  
PMC-950857  
ISSUE 5  
QUAD T1/E1 LINE INTERFACE DEVICE  
9.12 IEEE P1149.1 JTAG TEST ACCESS PORT................................52  
9.13 MICROPROCESSOR INTERFACE .............................................52  
9.14 REGISTER MEMORY MAP.........................................................53  
NORMAL MODE REGISTER DESCRIPTION........................................56  
TEST FEATURES DESCRIPTION .......................................................113  
11.1 TEST MODE 0 DETAILS...........................................................114  
11.2 JTAG TEST PORT......................................................................116  
OPERATIONS.......................................................................................119  
12.1 PROGRAMMING THE XPLS WAVEFORM TEMPLATE ............122  
12.2 USING THE DIGITAL JITTER ATTENUATOR............................127  
12.3 USING XPLS WITHOUT DJAT ..................................................128  
12.3.1 FIFO NOT IN TX PATH, XSEL[1] = 0...............................129  
12.3.2 FIFO NOT IN TX PATH, XSEL[1] = 1, XSEL[0] = 0..........129  
12.3.3 FIFO IS IN TX PATH, XSEL[1] = 1, XSEL[0] = 0.............129  
12.3.4 FIFO NOT IN TX PATH, XSEL[1] = 1, XSEL[0] = 1..........129  
12.3.5 FIFO IS IN TX PATH, XSEL[1] = 1, XSEL[0] = 1..............130  
12.4 JTAG SUPPORT........................................................................130  
FUNCTIONAL TIMING .........................................................................141  
13.1 LINE CODE VIOLATION INSERTION .......................................141  
ABSOLUTE MAXIMUM RATINGS........................................................144  
CAPACITANCE .....................................................................................145  
D.C. CHARACTERISTICS ....................................................................146  
MICROPROCESSOR INTERFACE TIMING CHARACTERISTICS ......149  
10  
11  
12  
13  
14  
15  
16  
17  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
ii  
 复制成功!