欢迎访问ic37.com |
会员登录 免费注册
发布采购

25LV512 参数 Datasheet PDF下载

25LV512图片预览
型号: 25LV512
PDF下载: 下载PDF文件 查看货源
内容描述: 串行闪存 [Serial Flash Memory]
分类和应用: 闪存
文件页数/大小: 24 页 / 94 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号25LV512的Datasheet PDF文件第3页浏览型号25LV512的Datasheet PDF文件第4页浏览型号25LV512的Datasheet PDF文件第5页浏览型号25LV512的Datasheet PDF文件第6页浏览型号25LV512的Datasheet PDF文件第8页浏览型号25LV512的Datasheet PDF文件第9页浏览型号25LV512的Datasheet PDF文件第10页浏览型号25LV512的Datasheet PDF文件第11页  
PMC
DEVICE OPERATION
Pm25LV512/010
The Pm25LV512/010 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the
6800 type series of microcontrollers.
The Pm25LV512/010 utilizes an 8-bit instruction register. The list of instructions and their operation codes are
contained in Table 1. All instructions, addresses, and data are transferred with the MSB first and start with a high-
to-low transition.
Write is defined as program and/or erase in this specification. The following commands, PAGE PROGRAM,
SECTOR ERASE, BLOCK ERASE, CHIP ERASE, and WRSR are write instructions for Pm25LV512/010.
Table 1.
Instruction Set for the Pm25LV512/010
Instruction N ame
WREN
WRD I
RD SR
WRSR
READ
FAST_READ
PG_ PROG
SEC TOR_ERASE
BLOC K_ERASE
C HIP_ERASE
RD ID
Instruction Format
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
0000 1011
0000 0010
1101 0111
1101 1000
1100 0111
1010 1011
H ex C o d e
06h
04h
05h
01h
03h
0B h
02h
D 7h
D 8h
C 7h
ABh
Operation
Set Wri te Enable Latch
Reset Wri te Enable Latch
Read Status regi ster
Wri te Status Regi ster
Read D ata from Memory Arrary
Read D ata from Memory at Hi gher Speed
Program D ata Into Memory Array
Erase One Sector i n Memory Array
Erase One Block i n Memory Array
Erase Enti re Memory Array
Read Manufacturer and Product ID
READ PRODUCT ID (RDID):
The RDID instruction allows the user to read the manufacturer and product ID of the
device. The instruction code is followed by three dummy bytes, each bit being latched-in on Serial Data Input (SI)
during the rising edge of Serial Clock (SCK). Then the first manufacturer ID (9Dh) is shifted out on Serial Data
Output (SO), followed by the device ID (7Bh = Pm25LV512; 7Ch = Pm25LV010) and the second manufacturer ID
(7Fh), each bit been shifted out during the falling edge of Serial Clock (SCK).
Table 2.
Product Identification
Product Identification
Manufacturer ID
Device ID:
Pm25LV512
Pm25LV010
7B h
7C h
Data
9D h
Programmable Microelectronics Corp.
7
Issue Date: December, 2003, Rev: 1.3