欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEX8617-BA50BCG 参数 Datasheet PDF下载

PEX8617-BA50BCG图片预览
型号: PEX8617-BA50BCG
PDF下载: 下载PDF文件 查看货源
内容描述: 第二代PCIe , 5.0GT / s的16通道, 4端口交换机 [PCIe Gen 2, 5.0GT/s 16-lane, 4-port Switch]
分类和应用: 总线控制器微控制器和处理器PC
文件页数/大小: 4 页 / 370 K
品牌: PLX [ PLX TECHNOLOGY ]
 浏览型号PEX8617-BA50BCG的Datasheet PDF文件第1页浏览型号PEX8617-BA50BCG的Datasheet PDF文件第3页浏览型号PEX8617-BA50BCG的Datasheet PDF文件第4页  
Dual-Host & Failover Support
The PEX 8617 product supports a
Non-Transparent
(NT) Port,
which enables the implementation of
multi-
host systems
and
intelligent I/O modules
in storage,
communications, and blade server applications. The NT
port allows systems to isolate host memory domains by
presenting the processor subsystem as an endpoint rather
than another memory
Primary Host
Secondary Host
system. Base address
CPU
CPU
registers are used to
translate addresses;
Root
doorbell registers are
Complex
used to send
interrupts between
NT
the address domains;
and scratchpad
PEX 8617
Non-Transparent
Port
registers (accessible
by both CPUs) allow
End
End
inter-processor
Point
Point
communication
Figure 2. Non-Transparent Port
(see Figure 2).
In a two-port configuration (as in Figure 1), the
PEX 8617 can serve as an NT buffer, isolating two host
domains via two x8 links.
Dual Cast™
The PEX 8617 supports Dual Cast, a feature which
allows for the copying of data (e.g. packets) from one
ingress port to two egress ports allowing for higher
performance in dual-graphics, storage, security, and
redundant applications.
Read Pacing™
The Read Pacing feature allows users to throttle the
amount of read requests being made by downstream
devices. When a downstream device requests several
long reads back-to-back, the Root Complex gets tied up
in serving this downstream port. If this port has a narrow
link and is therefore slow in receiving these read packets
from the Root Complex, then other downstream ports
may become starved – thus, impacting performance. The
Read Pacing feature enhances performances by allowing
for the adequate servicing of all downstream devices.
Hot-Plug for High Availability
Hot-Plug capability allows users to replace hardware
modules and perform maintenance without powering
down the system. The PEX 8617 Hot-Plug capability
feature makes it suitable for
High Availability (HA)
applications.
Two downstream ports include a Standard
Hot-Plug Controller. If the PEX 8617 is used in an
application where one or more of its downstream ports
connect to PCI Express slots, each port’s Hot-Plug
Controller can be used to manage the hot-plug event of
its associated slot. Every port on the PEX 8617 is
equipped with a hot-plug control/status register to
support hot-plug capability through external logic via the
I
2
C interface.
SerDes Power and Signal Management
The PEX 8617 supports software control of the SerDes
outputs to allow optimization of power and signal
strength in a system. The PLX SerDes implementation
supports four levels of power – off, low, typical, and
high. The SerDes block also supports
loop-back modes
and
advanced reporting of error conditions,
which
enables efficient management of the entire system.
Interoperability
The PEX 8617 is designed to be fully compliant with the
PCI Express Base Specification r2.0, and is backwards
compatible to PCI Express Base Specification r1.1 and
r1.0a. Additionally, it supports
auto-negotiation, lane
reversal,
and
polarity reversal.
Furthermore, the
PEX 8617 is designed for Microsoft Vista compliance.
All PLX switches undergo thorough interoperability
testing in PLX’s
Interoperability Lab
and
compliance
testing at the PCI-SIG plug-fest.
Applications & Usage Models
Suitable for
host-centric
as well as
peer-to-peer traffic
patterns,
the PEX 8617 can be configured for a broad
range of form factors and applications.
Host Centric Fan-out
The PEX 8617, with its symmetric or asymmetric lane
configuration capability, allows user-specific tuning to a
variety of host-centric applications. Figure 3 shows a
typical
workstation
design where the root complex
provides a PCI Express link that needs to be expanded to
a larger number of smaller ports for a variety of I/O
functions. In this example, the PEX 8617 has a 4-lane
upstream port and three downstream ports using x4
links.
The PEX 8617 can also be used to create PCIe Gen 1
(2.5 Gbps) ports. The PEX 8617 is backwards
compatible with PCIe Gen 1 devices. Therefore, the
PEX 8617 enables a Gen 2 native Chip Set to fan-out to
Gen 1 endpoints. In Figure 3, the PCIe slots connected to
the PEX 8617’s downstream ports can be populated with
either PCIe Gen 1 or PCIe Gen 2 devices. Conversely,
the PEX 8617 can also be used to create Gen 2 ports on
a Gen 1 native Chip Set in the same fashion.