PAS5101PE Specification
Pin No.
1
2-3
4
5-8
9
10
11
12
13
14
15
16
17-21
22
23
24
25
26
27
28-32
33
34
35
36
37
38
39
40-44
45
46
47
48
Name
VDDMA
NC
HSYNC
NC
VSYNC
VDDMD
PXCLK
RESET
SYSCLK
PX9
VSSD
PX7
NC
PX8
VDDD
PX6
PX0
PX5
PX1
NC
PX4
PX3
PX2
SCL
SDA
NC
VSSA
NC
PWDN
VDDA
VREF
NC
Type
PWR
Description
Analog main power, 2.5V.
OUT
Horizontal synchronization signal.
OUT
PWR
OUT
IN
IN
OUT
PWR
OUT
Vertical synchronization signal.
Digital main power, 2.5~3.3V.
Pixel clock output.
Resets all registers to default values ( chip reset if high .)
Master clock input.
Digital data out.
Digital ground.
Digital data out.
OUT
PWR
OUT
OUT
OUT
OUT
Digital data out.
Nc, Internal Regulator 1.8V
Digital data out.
Digital data out.
Digital data out.
Digital data out.
OUT
OUT
OUT
IN
I/O
Digital data out.
Digital data out.
Digital data out.
I2C clock.
I2C data. Internal pull high resister is 10KΩ.
GND
Analog ground.
IN
PWR
ANA
Power Down (chip power down if high ).
Analog power, 2.5V.
Internal voltage reference.
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission
.
3
PixArt Imaging Inc.
E-mail:
fae_service@pixart.com.tw
v1.0 2005/4/27
PIXART [ PIXART IMAGING INC. ]
