欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADNS-3530 参数 Datasheet PDF下载

ADNS-3530图片预览
型号: ADNS-3530
PDF下载: 下载PDF文件 查看货源
内容描述: 低功率集成LED超薄鼠标传感器 [Low Power LED Integrated Slim Mouse Sensor]
分类和应用: 传感器
文件页数/大小: 25 页 / 787 K
品牌: PIXART [ PIXART IMAGING INC. ]
 浏览型号ADNS-3530的Datasheet PDF文件第5页浏览型号ADNS-3530的Datasheet PDF文件第6页浏览型号ADNS-3530的Datasheet PDF文件第7页浏览型号ADNS-3530的Datasheet PDF文件第8页浏览型号ADNS-3530的Datasheet PDF文件第10页浏览型号ADNS-3530的Datasheet PDF文件第11页浏览型号ADNS-3530的Datasheet PDF文件第12页浏览型号ADNS-3530的Datasheet PDF文件第13页  
PixArt Imaging Inc.
Low Power LED Integrated Slim Mouse Sensor
AC Electrical Specifications
Electrical Characteristics over recommended operating conditions. Typical values at 25°C, V
DD3
= 2.85 V.
Parameter
Motion Delay After Reset
Shutdown
Wake from Shutdown
Symbol
t
MOT-RST
t
SHTDWN
t
WAKEUP
Min.
Typical
Max.
23
50
Units
ms
ms
s
Notes
From POWER_UP_RESET register write to
valid motion, assuming motion is present
From SHTDWN pin active to low current
From SHTDWN pin inactive to valid mo-
tion. Notes: A RESET must be asserted
after a shutdown. Refer to section “Notes
on Shutdown and Forced Rest,” also note
t
MOT-RST
From RESTEN bits set to low current
From RESTEN bits cleared to valid motion
C
L
= 100 pF
C
L
= 100 pF
From SCLK falling edge to MISO data
valid, no load conditions
Data held until next falling SCLK edge
Amount of time data is valid after SCLK
rising edge
From data valid to SCLK rising edge
From rising SCLK for last bit of the first
data byte, to rising SCLK for last bit of the
second data byte
From rising SCLK for last bit of the first
data byte, to rising SCLK for last bit of the
second address byte
From rising SCLK for last bit of the first
data byte, to falling SCLK for the first bit of
the address byte of the next command
From rising SCLK for last bit of the address
byte, to falling SCLK for first bit of data
being read
Minimum NCS inactive time after motion
burst before next SPI usage
From NCS falling edge to first SCLK rising
edge
From last SCLK rising edge to NCS rising
edge, for valid MISO data transfer
From last SCLK rising edge to NCS rising
edge, for valid MOSI data transfer
From NCS rising edge to MISO high-Z
state
C
L
= 100 pF
C
L
= 100 pF
Max supply current during a V
DD
ramp
from 0 to 2.8 V
1
Forced Rest Enable
Wake from Forced Rest
MISO Rise Time
MISO Fall Time
MISO Delay After SCLK
MISO Hold Time
MOSI Hold Time
MOSI Setup Time
t
REST-EN
t
REST-DIS
t
r-MISO
t
f-MISO
t
DLY-MISO
t
hold-MISO
t
hold-MOSI
t
setup-MOSI
0.5
200
120
30
150
150
1
1
300
300
120
1/f
SCLK
s
s
ns
ns
ns
μs
ns
ns
μs
SPI Time Between Write Com- t
SWW
mands
SPI Time Between Write and
Read Commands
SPI Time Between Read and
Subsequent Commands
SPI Read Address-Data
Delay
NCS Inactive After Motion
Burst
NCS to SCLK Active
SCLK to NCS Inactive
(for Read Operation)
SCLK to NCS Inactive
(for Write Operation)
NCS to MISO High-Z
MOTION Rise Time
MOTION Fall Time
SHTDWN Pulse Width
Transient Supply Current
t
SWR
20
μs
t
SRW
t
SRR
t
SRAD
500
ns
4
μs
t
BEXIT
t
NCS-SCLK
t
SCLK-NCS
t
SCLK-NCS
t
NCS-MISO
t
r-MOTION
t
f-MOTION
t
P-SHTDWN
I
DDT
500
120
120
20
500
150
150
1
45
300
300
ns
ns
ns
us
ns
ns
ns
s
mA
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
9
PixArt Imaging Inc.
E-mail:
fae_service@pixart.com.tw