欢迎访问ic37.com |
会员登录 免费注册
发布采购

P87LPC762BD 参数 Datasheet PDF下载

P87LPC762BD图片预览
型号: P87LPC762BD
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,低价格,低引脚数20引脚微控制器与2K字节的OTP [Low power, low price, low pin count 20 pin microcontroller with 2 kbyte OTP]
分类和应用: 微控制器和处理器外围集成电路光电二极管可编程只读存储器时钟
文件页数/大小: 57 页 / 310 K
品牌: NXP [ NXP ]
 浏览型号P87LPC762BD的Datasheet PDF文件第10页浏览型号P87LPC762BD的Datasheet PDF文件第11页浏览型号P87LPC762BD的Datasheet PDF文件第12页浏览型号P87LPC762BD的Datasheet PDF文件第13页浏览型号P87LPC762BD的Datasheet PDF文件第15页浏览型号P87LPC762BD的Datasheet PDF文件第16页浏览型号P87LPC762BD的Datasheet PDF文件第17页浏览型号P87LPC762BD的Datasheet PDF文件第18页  
Philips Semiconductors  
Preliminary data  
Low power, low price, low pin count (20 pin)  
microcontroller with 2 kbyte OTP  
87LPC762  
Internal Reference Voltage  
An internal reference voltage generator may supply a default  
reference when a single comparator input pin is used. The value of  
wake up the processor. If the comparator output to a pin is enabled,  
the pin should be configured in the push-pull mode in order to obtain  
fast switching times while in power down mode. The reason is that  
with the oscillator stopped, the temporary strong pull-up that  
normally occurs during switching on a quasi-bidirectional port pin  
does not take place.  
the internal reference voltage, referred to as V , is 1.28 V ±10%.  
ref  
Comparator Interrupt  
Each comparator has an interrupt flag CMFn contained in its  
configuration register. This flag is set whenever the comparator  
output changes state. The flag may be polled by software or may be  
used to generate an interrupt. The interrupt will be generated when  
the corresponding enable bit ECn in the IEN1 register is set and the  
interrupt system is enabled via the EA bit in the IEN0 register.  
Comparators consume power in Power Down and Idle modes, as  
well as in the normal operating mode. This fact should be taken into  
account when system power consumption is an issue.  
Comparator Configuration Example  
The code shown in Figure 5 is an example of initializing one  
comparator. Comparator 1 is configured to use the CIN1A and  
CMPREF inputs, outputs the comparator result to the CMP1 pin,  
and generates an interrupt when the comparator output changes.  
Comparators and Power Reduction Modes  
Either or both comparators may remain enabled when Power Down  
or Idle mode is activated. The comparators will continue to function  
in the power reduction mode. If a comparator interrupt is enabled, a  
change of the comparator output state will generate an interrupt and  
The interrupt routine used for the comparator must clear the  
interrupt flag (CMF1 in this case) before returning.  
CmpInit:  
mov  
PT0AD,#30h  
; Disable digital inputs on pins that are used  
for analog functions: CIN1A, CMPREF.  
; Disable digital outputs on pins that are used  
for analog functions: CIN1A, CMPREF.  
; Turn on comparator 1 and set up for:  
;
anl  
orl  
mov  
P0M2,#0cfh  
P0M1,#30h  
CMP1,#24h  
;
;
;
;
– Positive input on CIN1A.  
– Negative input from CMPREF pin.  
– Output to CMP1 pin enabled.  
call  
delay10us  
; The comparator has to start up for at  
least 10 microseconds before use.  
;
anl  
setb  
CMP1,#0feh  
EC1  
; Clear comparator 1 interrupt flag.  
; Enable the comparator 1 interrupt. The  
;
priority is left at the current value.  
setb  
ret  
EA  
; Enable the interrupt system (if needed).  
; Return to caller.  
SU01189  
Figure 5.  
11  
2001 Oct 26