欢迎访问ic37.com |
会员登录 免费注册
发布采购

HEF40106BT-Q100J 参数 Datasheet PDF下载

HEF40106BT-Q100J图片预览
型号: HEF40106BT-Q100J
PDF下载: 下载PDF文件 查看货源
内容描述: [HEF40106B-Q100 - Hex inverting Schmitt trigger SOIC 14-Pin]
分类和应用:
文件页数/大小: 15 页 / 121 K
品牌: NXP [ NXP ]
 浏览型号HEF40106BT-Q100J的Datasheet PDF文件第1页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第2页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第3页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第4页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第6页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第7页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第8页浏览型号HEF40106BT-Q100J的Datasheet PDF文件第9页  
HEF40106B-Q100  
NXP Semiconductors  
Hex inverting Schmitt trigger  
11. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
Tamb = 25 C; CL = 50 pF; tr = tf 20 ns; wave forms see Figure 4; test circuit see Figure 5; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
Extrapolation formula[1] Min  
Typ  
90  
35  
30  
75  
35  
30  
60  
30  
20  
60  
30  
20  
Max  
180  
70  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tPHL  
HIGH to LOW  
nA or nB to nY 5 V  
63 ns + (0.55 ns/pF)CL  
29 ns + (0.23 ns/pF)CL  
22 ns + (0.16 ns/pF)CL  
58 ns + (0.55 ns/pF)CL  
29 ns + (0.23 ns/pF)CL  
22 ns + (0.16 ns/pF)CL  
10 ns + (1.00 ns/pF)CL  
9 ns + (0.42 ns/pF)CL  
6 ns + (0.28 ns/pF)CL  
10 ns + (1.00 ns/pF)CL  
9 ns + (0.42 ns/pF)CL  
6 ns + (0.28 ns/pF)CL  
-
-
-
-
-
-
-
-
-
-
-
-
propagation delay  
10 V  
15 V  
nA or nB to nY 5 V  
10 V  
60  
tPLH  
tTHL  
tTLH  
LOW to HIGH  
propagation delay  
150  
70  
15 V  
60  
HIGH to LOW output  
transition time  
nY to LOW  
5 V  
10 V  
15 V  
5 V  
120  
60  
40  
LOW to HIGH output  
transition time  
nA or nB to  
HIGH  
120  
60  
10 V  
15 V  
40  
[1] Typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (CL in pF).  
Table 8.  
Dynamic power dissipation  
VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.  
Symbol Parameter  
VDD  
5 V  
Typical formula  
where:  
PD  
dynamic power  
dissipation  
PD = 2300 fi + (fo CL) VDD2 (W)  
PD = 9000 fi + (fo CL) VDD2 (W)  
PD = 20000 fi + (fo CL) VDD2 (W)  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
10 V  
15 V  
CL = output load capacitance in pF;  
(fo CL) = sum of the outputs;  
VDD = supply voltage in V.  
HEF40106B_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 7 August 2012  
5 of 15  
 
 
 复制成功!