欢迎访问ic37.com |
会员登录 免费注册
发布采购

74LVC32ADB,118 参数 Datasheet PDF下载

74LVC32ADB,118图片预览
型号: 74LVC32ADB,118
PDF下载: 下载PDF文件 查看货源
内容描述: [74LVC32A - Quad 2-input OR gate SSOP1 14-Pin]
分类和应用: 光电二极管逻辑集成电路
文件页数/大小: 16 页 / 87 K
品牌: NXP [ NXP ]
 浏览型号74LVC32ADB,118的Datasheet PDF文件第6页浏览型号74LVC32ADB,118的Datasheet PDF文件第7页浏览型号74LVC32ADB,118的Datasheet PDF文件第8页浏览型号74LVC32ADB,118的Datasheet PDF文件第9页浏览型号74LVC32ADB,118的Datasheet PDF文件第11页浏览型号74LVC32ADB,118的Datasheet PDF文件第12页浏览型号74LVC32ADB,118的Datasheet PDF文件第13页浏览型号74LVC32ADB,118的Datasheet PDF文件第14页  
Philips Semiconductors  
Product specification  
Quad 2-input OR gate  
74LVC32A  
AC WAVEFORMS  
V
handbook, halfpage  
I
V
nA, nB input  
M
GND  
t
t
PHL  
PLH  
V
nY output  
M
MNA244  
VM = 1.5 V at VCC 2.7 V;  
M = 0.5VCC at VCC < 2.7 V;  
VOL and VOH are typical output voltage drop that occur with the output load.  
V
Fig.6 The input nA, nB to output nY propagation delays.  
S1  
2 × V  
open  
GND  
CC  
V
CC  
R
L
500 Ω  
V
V
O
I
PULSE  
GENERATOR  
D.U.T.  
C
50 pF  
R
L
L
R
T
500 Ω  
MNA368  
VCC  
VI  
tPLH/tPHL  
open  
1.2 V  
2.7 V  
VCC  
2.7 V  
open  
open  
3.0 to 3.6 V 2.7 V  
Definitions for test circuits:  
RL = Load resistor.  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.  
Fig.7 Load circuitry for switching times.  
10  
2003 Jul 16