欢迎访问ic37.com |
会员登录 免费注册
发布采购

74LVC14AD,112 参数 Datasheet PDF下载

74LVC14AD,112图片预览
型号: 74LVC14AD,112
PDF下载: 下载PDF文件 查看货源
内容描述: [74LVC14A - Hex inverting Schmitt trigger with 5 V tolerant input SOIC 14-Pin]
分类和应用: PC光电二极管逻辑集成电路
文件页数/大小: 18 页 / 134 K
品牌: NXP [ NXP ]
 浏览型号74LVC14AD,112的Datasheet PDF文件第9页浏览型号74LVC14AD,112的Datasheet PDF文件第10页浏览型号74LVC14AD,112的Datasheet PDF文件第11页浏览型号74LVC14AD,112的Datasheet PDF文件第12页浏览型号74LVC14AD,112的Datasheet PDF文件第14页浏览型号74LVC14AD,112的Datasheet PDF文件第15页浏览型号74LVC14AD,112的Datasheet PDF文件第16页浏览型号74LVC14AD,112的Datasheet PDF文件第17页  
74LVC14A  
NXP Semiconductors  
Hex inverting Schmitt trigger with 5 V tolerant input  
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm  
SOT402-1  
D
E
A
X
c
y
H
v
M
A
E
Z
8
14  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
7
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.72  
0.38  
mm  
1.1  
0.65  
0.25  
1
0.2  
0.13  
0.1  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT402-1  
MO-153  
Fig 14. Package outline SOT402-1 (TSSOP14)  
74LVC14A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 5 — 23 December 2011  
13 of 18