欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC4059DB,112 参数 Datasheet PDF下载

74HC4059DB,112图片预览
型号: 74HC4059DB,112
PDF下载: 下载PDF文件 查看货源
内容描述: [74HC(T)4059 - Programmable divide-by-n counter SSOP2 24-Pin]
分类和应用: 输入元件光电二极管逻辑集成电路触发器
文件页数/大小: 20 页 / 132 K
品牌: NXP [ NXP ]
 浏览型号74HC4059DB,112的Datasheet PDF文件第6页浏览型号74HC4059DB,112的Datasheet PDF文件第7页浏览型号74HC4059DB,112的Datasheet PDF文件第8页浏览型号74HC4059DB,112的Datasheet PDF文件第9页浏览型号74HC4059DB,112的Datasheet PDF文件第11页浏览型号74HC4059DB,112的Datasheet PDF文件第12页浏览型号74HC4059DB,112的Datasheet PDF文件第13页浏览型号74HC4059DB,112的Datasheet PDF文件第14页  
Philips Semiconductors  
Product specification  
Programmable divide-by-n counter  
74HC/HCT4059  
DC CHARACTERISTICS FOR 74HCT  
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.  
Output capability: standard  
ICC category: MSI  
Note to HCT types  
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications.  
To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.  
INPUT  
UNIT LOAD COEFFICIENT  
CP  
LE  
Jn  
0.65  
0.65  
0.50  
1.00  
1.50  
0.85  
Ka  
Kb  
Kc  
AC CHARACTERISTICS FOR 74HCT  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF  
Tamb (°C)  
TEST CONDITIONS  
74HCT  
SYMBOL PARAMETER  
UNIT  
WAVEFORMS  
VCC  
(V)  
+25  
40 to +85 40 to +125  
min. typ. max. min. max. min. max.  
tPHL/ tPLH propagation delay  
CP to Q  
24  
24  
7
46  
46  
15  
58  
58  
19  
69  
69  
22  
ns  
ns  
ns  
ns  
ns  
4.5  
4.5  
4.5  
4.5  
4.5  
Fig.7  
t
PHL/ tPLH propagation delay  
LE to Q  
Fig.8  
tTHL/ tTLH output transition time  
Fig.7  
tW  
clock pulse width  
CP  
20  
15  
21  
7
25  
9
30  
22  
14  
Fig.7  
trem  
fmax  
removal time  
Kb, Kc to CP  
7
Fig.9; note 1  
Fig.7  
maximum clock pulse  
frequency  
36  
17  
MHz 4.5  
Note  
1. From master preset mode to any other mode.  
1998 Jul 08  
10