欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC595D 参数 Datasheet PDF下载

74HC595D图片预览
型号: 74HC595D
PDF下载: 下载PDF文件 查看货源
内容描述: 8位串行输入/串行或并行输出移位寄存器与输出锁存器;三态 [8-bit serial-in/serial or parallel-out shift register with output latches; 3-state]
分类和应用: 移位寄存器触发器锁存器逻辑集成电路光电二极管
文件页数/大小: 20 页 / 126 K
品牌: NXP [ NXP ]
 浏览型号74HC595D的Datasheet PDF文件第9页浏览型号74HC595D的Datasheet PDF文件第10页浏览型号74HC595D的Datasheet PDF文件第11页浏览型号74HC595D的Datasheet PDF文件第12页浏览型号74HC595D的Datasheet PDF文件第14页浏览型号74HC595D的Datasheet PDF文件第15页浏览型号74HC595D的Datasheet PDF文件第16页浏览型号74HC595D的Datasheet PDF文件第17页  
Philips Semiconductors  
Product specification  
8-bit serial-in/serial or parallel-out shift  
register with output latches; 3-state  
74HC/HCT595  
(1)  
V
SH  
CP  
INPUT  
M
t
t
su  
su  
t
t
h
h
(1)  
D
INPUT  
V
S
M
(1)  
Q ' OUTPUT  
7
V
M
MLB196  
(1) HC: VM = 50%; VI = GND to VCC  
HCT: VM = 1.3 V; VI = GND to 3 V.  
Fig.9 Waveforms showing the data set-up and hold times for the DS input.  
(1)  
V
MR INPUT  
M
t
t
rem  
W
(1)  
SH  
CP  
INPUT  
V
M
t
PHL  
(1)  
V
Q ' OUTPUT  
M
7
MLB197  
(1) HC: VM = 50%; VI = GND to VCC  
HCT: VM = 1.3 V; VI = GND to 3 V.  
Fig.10 Waveforms showing the master reset (MR) pulse width, the master reset to output (Q7’) propagation delay  
and the master reset to shift clock (SHCP) removal time.  
1998 Jun 04  
13  
 复制成功!