欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC574DB-T 参数 Datasheet PDF下载

74HC574DB-T图片预览
型号: 74HC574DB-T
PDF下载: 下载PDF文件 查看货源
内容描述: [IC HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20, Bus Driver/Transceiver]
分类和应用:
文件页数/大小: 7 页 / 61 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号74HC574DB-T的Datasheet PDF文件第1页浏览型号74HC574DB-T的Datasheet PDF文件第3页浏览型号74HC574DB-T的Datasheet PDF文件第4页浏览型号74HC574DB-T的Datasheet PDF文件第5页浏览型号74HC574DB-T的Datasheet PDF文件第6页浏览型号74HC574DB-T的Datasheet PDF文件第7页  
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive
edge-trigger; 3-state
FEATURES
3-state non-inverting outputs for
bus oriented applications
8-bit positive edge-triggered
register
Common 3-state output enable
input
Independent register and 3-state
buffer operation
Output capability: bus driver
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT574 are high-speed
Si-gate CMOS devices and are pin
compatible with low power Schottky
TTL (LSTTL). They are specified in
compliance with JEDEC standard
no. 7A.
The 74HC/HCT574 are octal D-type
flip-flops featuring separate D-type
inputs for each flip-flop and
non-inverting 3-state outputs for bus
oriented applications. A clock (CP)
and an output enable (OE) input are
common to all flip-flops.
74HC/HCT574
The 8 flip-flops will store the state of
their individual D-inputs that meet the
set-up and hold time requirements on
the LOW-to-HIGH CP transition.
When OE is LOW, the contents of the
8 flip-flops are available at the
outputs.
When OE is HIGH, the outputs go to
the high impedance OFF-state.
Operation of the OE input does not
affect the state of the flip-flops.
The “574” is functionally identical to
the “564”, but has non-inverting
outputs.
The “574” is functionally identical to
the “374”, but has a different pinning.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°C;
t
r
= t
f
= 6 ns
TYPICAL
SYMBOL
t
PHL/
t
PLH
f
max
C
I
C
PD
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
PARAMETER
propagation delay CP to Q
n
maximum clock frequency
input capacitance
power dissipation capacitance per flip-flop
notes 1 and 2
CONDITIONS
HC
C
L
= 15 pF; V
CC
= 5 V
14
123
3.5
22
HCT
15
76
3.5
25
ns
MHz
pF
pF
UNIT
December 1990
2