74HC573-Q100; 74HCT573-Q100
NXP Semiconductors
Octal D-type transparent latch; 3-state
5. Pinning information
5.1 Pinning
ꢀꢁꢂꢃꢄꢀꢅꢆꢇꢈꢉꢉ
ꢀꢁꢂꢃꢊꢄꢀꢅꢆꢇꢈꢉꢉ
ꢚꢙꢔ$ ꢖꢕ%ꢛꢀ
ꢖ&ꢙ'ꢛꢕꢔꢙꢕ
ꢀꢁꢂꢃꢄꢀꢅꢆꢇꢈꢉꢉ
ꢀꢁꢂꢃꢊꢄꢀꢅꢆꢇꢈꢉꢉꢋ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢀꢈ
ꢀꢇ
ꢀꢆ
ꢀꢅ
ꢀꢄ
ꢀꢃ
ꢀꢂ
ꢀꢁ
ꢎꢉ
ꢎꢀ
ꢎꢁ
ꢎꢂ
ꢎꢃ
ꢎꢄ
ꢎꢅ
ꢎꢆ
ꢏꢉ
ꢏꢀ
ꢏꢁ
ꢏꢂ
ꢏꢃ
ꢏꢄ
ꢏꢅ
ꢏꢆ
ꢀ
ꢁ
ꢁꢉ
ꢀꢈ
ꢀꢇ
ꢀꢆ
ꢀꢅ
ꢀꢄ
ꢀꢃ
ꢀꢂ
ꢀꢁ
ꢀꢀ
ꢊꢋ
ꢎꢉ
ꢌ
ꢍꢍ
ꢏꢉ
ꢏꢀ
ꢏꢁ
ꢏꢂ
ꢏꢃ
ꢏꢄ
ꢏꢅ
ꢏꢆ
ꢒꢋ
ꢂ
ꢎꢀ
ꢃ
ꢎꢁ
ꢄ
ꢎꢂ
ꢅ
ꢐꢑꢎ"ꢀ#
ꢎꢃ
ꢆ
ꢎꢄ
ꢇ
ꢎꢅ
ꢈ
ꢎꢆ
ꢀꢀꢀꢁꢂꢂꢃꢄꢂꢅ
ꢀꢉ
ꢐꢑꢎ
ꢓꢔꢕꢖꢗꢘꢕꢔꢙꢖꢚꢛꢚꢜꢘꢛꢝ ꢙ!
ꢀꢀꢀꢁꢂꢂꢃꢄꢂꢃ
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 5. Pin configuration SO20, SSOP20 and
TSSOP20
Fig 6. Pin configuration DHVQFN20
5.2 Pin description
Table 2.
Symbol
OE
Pin description
Pin
Description
1
3-state output enable input (active LOW)
data input
D[0:7]
GND
LE
2, 3, 4, 5, 6, 7, 8, 9
10
11
ground (0 V)
latch enable input (active HIGH)
Q[0:7]
VCC
19, 18, 17, 16, 15, 14, 13, 12 3-state latch output
20
supply voltage
74HC_HCT573_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 3 — 5 March 2013
4 of 20
NXP [ NXP ]
