欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC4040D 参数 Datasheet PDF下载

74HC4040D图片预览
型号: 74HC4040D
PDF下载: 下载PDF文件 查看货源
内容描述: 12级二进制纹波计数器 [12-stage binary ripple counter]
分类和应用: 计数器触发器逻辑集成电路光电二极管
文件页数/大小: 24 页 / 134 K
品牌: NXP [ NXP ]
 浏览型号74HC4040D的Datasheet PDF文件第10页浏览型号74HC4040D的Datasheet PDF文件第11页浏览型号74HC4040D的Datasheet PDF文件第12页浏览型号74HC4040D的Datasheet PDF文件第13页浏览型号74HC4040D的Datasheet PDF文件第15页浏览型号74HC4040D的Datasheet PDF文件第16页浏览型号74HC4040D的Datasheet PDF文件第17页浏览型号74HC4040D的Datasheet PDF文件第18页  
74HC4040; 74HCT4040  
Philips Semiconductors  
12-stage binary ripple counter  
Table 10: Dynamic characteristics for type 74HCT4040  
GND = 0 V; tr = tf = 6 ns. For test circuit see Figure 9.  
Symbol  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
Tamb = 25 °C  
tPHL, tPLH  
propagation delay CP to Q0  
see Figure 8  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
see Figure 8  
-
-
19  
16  
40  
-
ns  
ns  
propagation delay Qn to Qn+1  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
-
-
-
10  
8
20  
-
ns  
ns  
ns  
tPHL  
propagation delay MR to Qn  
output transition time  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
23  
45  
tTHL, tTLH  
tW  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
7
7
6
2
15  
-
ns  
ns  
ns  
ns  
clock pulse width HIGH or LOW VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
16  
16  
10  
master reset pulse width; HIGH  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
trec  
recovery time MR to CP  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
fmax  
maximum operating frequency  
see Figure 8  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
30  
-
72  
79  
20  
-
-
-
MHz  
MHz  
pF  
[1]  
CPD  
power dissipation capacitance  
per package  
-
Tamb = 40 °C to +85 °C  
tPHL, tPLH  
propagation delay CP to Q0  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
-
-
-
-
-
-
-
-
50  
25  
56  
19  
-
ns  
propagation delay Qn to Qn+1  
propagation delay MR to Qn  
output transition time  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
ns  
tPHL  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
ns  
tTHL, tTLH  
tW  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
ns  
clock pulse width HIGH or LOW VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
20  
20  
13  
24  
ns  
master reset pulse width; HIGH  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
ns  
trec  
recovery time MR to CP  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
ns  
fmax  
maximum operating frequency  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
MHz  
Tamb = 40 °C to +125 °C  
tPHL, tPLH  
propagation delay CP to Q0  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8;  
-
-
-
-
60  
30  
ns  
ns  
propagation delay Qn to Qn+1  
VCC = 4.5 V; CL = 50 pF;  
see Figure 8  
74HC_HCT4040_3  
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.  
Product data sheet  
Rev. 03 — 14 September 2005  
14 of 24