欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC164PW 参数 Datasheet PDF下载

74HC164PW图片预览
型号: 74HC164PW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位串行输入,并行输出移位寄存器 [8-bit serial-in, parallel-out shift register]
分类和应用: 移位寄存器
文件页数/大小: 24 页 / 128 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
更多
  •  
  • 供货商
  • 型号*
  • 数量*
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
批量询价选中的记录已选中0条,每次最多15条。
 浏览型号74HC164PW的Datasheet PDF文件第2页浏览型号74HC164PW的Datasheet PDF文件第3页浏览型号74HC164PW的Datasheet PDF文件第4页浏览型号74HC164PW的Datasheet PDF文件第5页浏览型号74HC164PW的Datasheet PDF文件第6页浏览型号74HC164PW的Datasheet PDF文件第7页浏览型号74HC164PW的Datasheet PDF文件第8页浏览型号74HC164PW的Datasheet PDF文件第9页 
74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Rev. 03 — 4 April 2005
Product data sheet
1. General description
The 74HC164; 74HCT164 are high-speed Si-gate CMOS devices and are pin compatible
with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC164; 74HCT164 are 8-bit edge-triggered shift registers with serial data entry
and an output from each of the eight stages. Data is entered serially through one of two
inputs (DSA or DSB); either input can be used as an active HIGH enable for data entry
through the other input. Both inputs must be connected together or an unused input must
be tied HIGH.
Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input
and enters into Q0, which is the logical AND of the two data inputs (DSA and DSB) that
existed one set-up time prior to the rising clock edge.
A LOW level on the master reset (MR) input overrides all other inputs and clears the
register asynchronously, forcing all outputs LOW.
2. Features
s
s
s
s
Gated serial data inputs
Asynchronous master reset
Complies with JEDEC standard no. 7A
ESD protection:
x
HBM EIA/JESD22-A114-B exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V.
s
Multiple package options
s
Specified from
−40 °C
to +85
°C
and
−40 °C
to +125
°C.
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns.
Symbol
Type 74HC164
t
PHL
, t
PLH
propagation delay
CP to Qn
MR to Qn
C
L
= 15 pF;
V
CC
= 5 V
C
L
= 15 pF;
V
CC
= 5 V
-
-
12
11
-
-
ns
ns
Parameter
Conditions
Min
Typ
Max
Unit