欢迎访问ic37.com |
会员登录 免费注册
发布采购

PE83511 参数 Datasheet PDF下载

PE83511图片预览
型号: PE83511
PDF下载: 下载PDF文件 查看货源
内容描述: 直流 - 1500兆赫低功率的UltraCMOS分频预分频器军事工作温度范围 [DC - 1500 MHz Low Power UltraCMOS Divide-by-2 Prescaler Military Operating Temperature Range]
分类和应用: 预分频器军事
文件页数/大小: 7 页 / 262 K
品牌: PSEMI [ Peregrine Semiconductor ]
 浏览型号PE83511的Datasheet PDF文件第1页浏览型号PE83511的Datasheet PDF文件第3页浏览型号PE83511的Datasheet PDF文件第4页浏览型号PE83511的Datasheet PDF文件第5页浏览型号PE83511的Datasheet PDF文件第6页浏览型号PE83511的Datasheet PDF文件第7页  
PE83511  
Product Specification  
Figure 3. Pin Configuration (Top View)  
Electrostatic Discharge (ESD) Precautions  
When handling this UltraCMOS™ device, observe  
the same precautions that you would use with  
other ESD-sensitive devices. Although this device  
contains circuitry to protect it from damage due to  
ESD, precautions should be taken to avoid  
exceeding the rating specified in Table 3.  
8
1
2
3
4
VDD  
IN  
GND  
OUT  
CTL  
OUT  
7
6
5
PE83511  
N/C  
GND  
Latch-Up Avoidance  
Unlike conventional CMOS devices, UltraCMOS™  
devices are immune to latch-up.  
Table 2. Pin Descriptions  
Device Functional Considerations  
Pin  
No.  
Pin  
Name  
Description  
The PE83511 divides an input signal, up to a  
frequency of 1500 MHz, by a factor of two thereby  
producing an output frequency at half the input  
frequency. To work properly at higher frequency,  
the input and output signals (pins 2, 7 & optional  
5) must be AC coupled via an external capacitor.  
The input may be DC coupled for low frequency  
operation with care taken to remain within the  
specified DC input range for the device.  
Power supply pin. Bypassing is required  
(eg 1000 pF & 100 pF).  
1
VDD  
Input signal pin. Should be coupled with a  
capacitor (eg 1000 pF).  
2
3
IN  
N/C  
No connection. This pin should be left open.  
Ground pin. Ground pattern on the board  
should be as wide as possible to reduce  
ground impedance.  
4
GND  
Inverted divided frequency output. This pin  
should be coupled with a capacitor  
(eg 1000 pF).  
The ground pattern on the board should be made  
as wide as possible to minimize ground  
impedance. See Figure 8 for a layout example.  
5
6
OUTB  
CTL  
Control pin. When grounded OUTB is  
enabled.  
OUTB Control  
Divided frequency output. This pin should  
be coupled with a capacitor (eg 1000 pF).  
7
8
OUT  
GND  
Pin 6 controls whether OUTB is enabled or  
disabled. Pin 6 has an internal pull-up resistor.  
With no connection (floating), OUTB is disabled.  
By grounding pin 6, OUTB is enabled. By  
enabling OUTB, this part will consume roughly  
5 mA more current.  
Ground Pin.  
Table 3. Absolute Maximum Ratings  
Symbol  
Parameter/Conditions  
Min Max Units  
VDD  
Pin  
Supply voltage  
Input Power  
4.0  
15  
V
dBm  
VDD  
+0.3  
VIN  
TST  
Voltage on input  
-0.3  
-65  
V
Storage temperature range  
150  
°C  
Operating temperature  
range  
TOP  
-55  
125  
°C  
V
ESD voltage (Human Body  
Model, MIL-STD 883)  
VESD  
2000  
Absolute Maximum Ratings are those values  
listed in the above table. Exceeding these values  
may cause permanent device damage. Exposure  
to absolute maximum ratings for extended periods  
may affect device reliability.  
©2003-2006 Peregrine Semiconductor Corp. All rights reserved.  
Document No. 70-0113-03 UltraCMOS™ RFIC Solutions  
Page 2 of 7