PE3339
Advance Information
Main Counter Chain
Normal Operating Mode
Setting the Pre_en control bit “low” enables the
÷10/11 prescaler. The main counter chain then
divides the RF input frequency (F
in
) by an integer
derived from the values in the “M” and “A” counters.
In this mode, the output from the main counter
chain (f
p
) is related to the VCO frequency (F
in
) by
the following equation:
f
p
= F
in
/ [10 x (M + 1) + A]
where A
≤
M + 1, 1
≤
M
≤
511
(1)
Note that programming R with “0” will pass the
reference frequency (f
r
) directly to the phase
detector.
Register Programming
Serial Interface Mode
While the E_WR input is “low” and the S_WR input
is “low”, serial input data (Sdata input), B
0
to B
19
,
are clocked serially into the primary register on the
rising edge of Sclk, MSB (B
0
) first. The contents
from the primary register are transferred into the
secondary register on the rising edge of either
S_WR according to the timing diagrams shown in
Figure 4. Data are transferred to the counters as
shown in Table 7 on page 9.
The double buffering provided by the primary and
secondary registers allows for “ping-pong” counter
control using the FSELS input. When FSELS is
“high”, the primary register contents set the counter
inputs. When FSELS is “low”, the secondary
register contents are utilized.
While the E_WR input is “high” and the S_WR input
is “low”, serial input data (Sdata input), B
0
to B
7
, are
clocked serially into the enhancement register on
the rising edge of Sclk, MSB (B
0
) first. The
enhancement register is double buffered to prevent
inadvertent control changes during serial loading,
with buffer capture of the serially entered data
performed on the falling edge of E_WR according to
the timing diagram shown in Figure 4. After the
falling edge of E_WR, the data provide control bits
as shown in Table 8 on page 9 will have their bit
functionality enabled by asserting the Enh input
“low”.
When the loop is locked, F
in
is related to the
reference frequency (f
r
) by the following equation:
F
in
= [10 x (M + 1) + A] x (f
r
/ (R+1))
where A
≤
M + 1, 1
≤
M
≤
511
(2)
A consequence of the upper limit on A is that F
in
must be greater than or equal to 90 x (f
r
/ (R+1)) to
obtain contiguous channels. The A counter can
accept values as high as 15, but in typical operation
it will cycle from 0 to 9 between increments in M.
Programming the M counter with the minimum
allowed value of “1” will result in a minimum M
counter divide ratio of “2”.
Prescaler Bypass Mode
Setting the frequency control register bit Pre_en
“high” allows F
in
to bypass the ÷10/11 prescaler. In
this mode, the prescaler and A counter are powered
down, and the input VCO frequency is divided by
the M counter directly. The following equation
relates F
in
to the reference frequency f
r
:
F
in
= (M + 1) x (f
r
/ (R+1))
where 1
≤
M
≤
511
(3)
Reference Counter
The reference counter chain divides the reference
frequency f
r
down to the phase detector comparison
frequency f
c
.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the following
equation:
f
c
= f
r
/ (R + 1)
where 0
≤
R
≤
63
(4)
PEREGRINE SEMICONDUCTOR CORP.
®
|
http://www.psemi.com
Copyright
©
Peregrine Semiconductor Corp. 2004
Page 7 of 12
PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
