欢迎访问ic37.com |
会员登录 免费注册
发布采购

SLG2016 参数 Datasheet PDF下载

SLG2016图片预览
型号: SLG2016
PDF下载: 下载PDF文件 查看货源
内容描述: X / Y可堆叠0.180â ???? - 答???? 4位数字的5x7点阵字母数字智能Display®设备与内存/解码器/驱动器 [X/Y Stackable 0.180’’ 4-Digit 5x7 Dot Matrix Alphanumeric Intelligent Display® Devices with Memory/Decoder/Driver]
分类和应用: 解码器驱动器
文件页数/大小: 10 页 / 416 K
品牌: OSRAM [ OSRAM GMBH ]
 浏览型号SLG2016的Datasheet PDF文件第1页浏览型号SLG2016的Datasheet PDF文件第2页浏览型号SLG2016的Datasheet PDF文件第3页浏览型号SLG2016的Datasheet PDF文件第5页浏览型号SLG2016的Datasheet PDF文件第6页浏览型号SLG2016的Datasheet PDF文件第7页浏览型号SLG2016的Datasheet PDF文件第8页浏览型号SLG2016的Datasheet PDF文件第9页  
SLR2016, SLO2016, SLG2016, SLY2016, SCD5584A  
Pin Function  
Pin Function  
Pin  
5
Function  
D0 Data  
D1 Data  
D2 Data  
Pin  
12  
13  
14  
Function  
Pin  
1
Function  
Pin  
8
Function  
D3 Data  
D4 Data  
D5 Data  
D6 Data  
BL Display Blank  
CLR Clear  
GND  
WR Write  
6
2
A1 Digit Select  
A0 Digit Select  
VCC  
9
7
3
10  
11  
4
DC Characteristics at 25°C  
Parameters  
Min.  
Typ.  
5.0  
2.3  
80  
Max.  
5.5  
Units  
V
Conditions  
VCC  
4.5  
ICC Blank  
3.0  
mA  
mA  
V
VCC=5.0 V  
ICC (80 dots on)  
VIL (all inputs)  
VIH (all inputs)  
IIL (all inputs)  
105  
0.8  
VCC=5.0 V  
4.5 V <VCC <5.5 V  
4.5 V <VCC <5.5 V  
2.0  
25  
V
100  
µA  
4.5 V <VCC <5.5 V, VIN=0.8 V  
Timing Characteristics—Write Cycle Waveforms  
AC Characteristics (guaranteed minimum timing  
parameters at VCC=5.0 V ±0.5 V)  
Parameter  
Symbol  
–40°C +25°C +85°C Unit  
Address Set  
Up Time  
TAS  
10  
10  
10  
ns  
A0 – A1  
CLR  
2.0 V  
0.8 V  
Write Time  
TW  
60  
20  
70  
30  
90  
50  
ns  
ns  
T
AS  
T
AH  
Data Set Up  
Time  
TDS  
2.0 V  
0.8 V  
D0 – D6  
WR  
T
T
DH  
DS  
Address Hold  
Time  
TAH  
TDH  
20  
20  
30  
30  
40  
40  
ns  
ns  
2.0 V  
0.8 V  
Data Hold  
Time  
T
W
T
ACC  
(1)  
Access Time  
TACC  
90  
110  
1.0  
140  
1.0  
ns  
Clear Disable  
Time  
TCLRD  
TCLR  
1.0  
µs  
Clear Time  
1.0  
1.0  
1.0  
ms  
Note:  
1)  
TACC=Set Up Time+Write Time +Hold Time  
Loading Data  
The desired data code (D0–D6) and digit address (A0, A1) must  
be held stable during the write cycle for storing new data.  
Data entry may be asynchronous. Digit 0 is defined as right hand  
digit with A1=A2=0.  
Clearing the entire internal four-digit memory can be accomplished  
by holding the clear (CLR) low for 1.0 msec minimum. The clear  
function will clear the ASCII RAM. Loading an illegal data code will  
display a blank.  
2006-01-23  
4