Page No. : 2/10
This integrated circuit can be damaged by ESD. Orister Corporation recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Application Circuits
L1
D4
D1
T1
VOUT
-
+
2
4
R5
C5
C1
C2
AC IN
Np
Ns
C6
R6
R1
D3
GND
D2
C3
Naux
U1
VCC
R2
GND
C4
COMP GND
INV
DRAIN
DRAIN
CS
RS2138
R3
R4
Pin Assignments
DIP‐8
PACKAGE
PIN
1
2
SYMBOL
VDD
COMP
DESCRIPTION
Power Supply
Loop Compensation for CV Stability
The voltage feedback from auxiliary winding. Connected to resistor divider from auxiliary
3
INV
winding reflecting output voltage. PWM duty cycle is determined by EA output and
current sense signal at pin 4.
DIP‐8
4
CS
Current sense input
5,6
7, 8
DRAIN
GND
HV MOSFET Drain Pin. The Drain pin is connected to the primary lead of the transformer
Ground
Ordering Information
DEVICE
DEVICE CODE
Y is package & Pin Assignments designator :
P: DIP‐8
Z is Lead Free designator :
RS2138 Y Z
P: Commercial Standard, Lead (Pb) Free and Phosphorous (P) Free Package
G: Green (Halogen Free with Commercial Standard)
DS‐RS2138‐03 September, 2009
www.Orister.com