欢迎访问ic37.com |
会员登录 免费注册
发布采购

UC3845N 参数 Datasheet PDF下载

UC3845N图片预览
型号: UC3845N
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能电流模式控制器 [High Performance Current Mode Controllers]
分类和应用: 稳压器开关式稳压器或控制器电源电路开关式控制器光电二极管
文件页数/大小: 16 页 / 617 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号UC3845N的Datasheet PDF文件第5页浏览型号UC3845N的Datasheet PDF文件第6页浏览型号UC3845N的Datasheet PDF文件第7页浏览型号UC3845N的Datasheet PDF文件第8页浏览型号UC3845N的Datasheet PDF文件第10页浏览型号UC3845N的Datasheet PDF文件第11页浏览型号UC3845N的Datasheet PDF文件第12页浏览型号UC3845N的Datasheet PDF文件第13页  
UC3844, UC3845, UC2844, UC2845
Undervoltage Lockout
Two undervoltage lockout comparators have been
incorporated to guarantee that the IC is fully functional
before the output stage is enabled. The positive power
supply terminal (V
CC
and the reference output (V
ref
) are
each monitored by separate comparators. Each has built−in
hysteresis to prevent erratic output behavior as their
respective thresholds are crossed. The V
CC
comparator
upper and lower thresholds are 16 V/10 V for the UCX844,
and 8.4 V/7.6 V for the UCX845. The V
ref
comparator upper
and lower thresholds are 3.6 V/3/4 V. The large hysteresis
and low startup current of the UCX844 makes it ideally
suited in off−line converter applications where efficient
bootstrap startup techniques later required (Figure 30). The
UCX845 is intended for lower voltage DC−to−DC converter
applications. A 36 V zener is connected as a shunt regulator
from V
CC
to ground. Its purpose is to protect the IC from
excessive voltage that can occur during system startup. The
minimum operating voltage for the UCX844 is 11 V and
8.2 V for the UCX845.
Output
designer added flexibility in tailoring the drive voltage
independent of V
CC.
A zener clamp is typically connected
to this input when driving power MOSFETs in systems
where V
CC
is greater the 20 V. Figure 23 shows proper
power and control ground connections in a current sensing
power MOSFET application.
Reference
The 5.0 V bandgap reference is trimmed to
±
1.0%
tolerance at T
J
= 25°C on the UC284X, and
±
2.0% on the
UC384X. Its primary purpose is to supply charging current
to the oscillator timing capacitor. The reference has short
circuit protection and is capable of providing in excess of
20 mA for powering additional control system circuitry.
Design Considerations
These devices contain a single totem pole output stage that
was specifically designed for direct drive of power
MOSFETs. It is capable of up to
±
1.0 A peak drive current
and has a typical rise and fall time of 50 ns with a 1.0 nF load.
Additional internal circuitry has been added to keep the
Output in a sinking mode whenever and undervoltage
lockout is active. This characteristic eliminates the need for
an external pull−down resistor.
The SOIC−14 surface mount package provides separate
pins for V
C
(output supply) and Power Ground. Proper
implementation will significantly reduce the level of
switching transient noise imposed on the control circuitry.
This becomes particularly useful when reducing the I
pk(max)
clamp level. The separate V
C
supply input allows the
Do not attempt to construct the converter on
wire−wrap or plug−in prototype boards.
High frequency
circuit layout techniques are imperative to prevent
pulsewidth jitter. This is usually caused by excessive noise
pick−up imposed on the Current Sense or Voltage Feedback
inputs. Noise immunity can be improved by lowering circuit
impedances at these points. The printed circuit layout should
contain a ground plane with low−current signal and
high−current switch and output grounds returning on
separate paths back to the input filter capacitor. Ceramic
bypass capacitors (0.1
mF)
connected directly to V
CC
, V
C
,
and V
ref
may be required depending upon circuit layout.
This provides a low impedance path for filtering the high
frequency noise. All high current loops should be kept as
short as possible using heavy copper runs to minimize
radiated EMI. The Error Amp compensation circuitry and
the converter output voltage divider should be located close
to the IC and as far as possible from the power switch and
other noise generating components.
V
ref
8(14)
R
T
R
Bias
R
OSC
0.01
C
T
47
4(7)
+
2(3)
1(1)
5(9)
The diode clamp is required if the Sync amplitude is large enough to
cause the bottom side of CT to go more than 300 mV below ground.
f=
1.44
(R
A
+ 2R
B
)C
D
max
=
R
B
R
A
+ 2R
B
EA
+
5.0k
5
2
2R
R
C
R
A
8
R
B
6
5.0k
+
+
4
8(14)
R
Bias
R
OSC
Q
S
3
7
2(3)
1(1)
To
Additional
UCX84XA’s
5(9)
4(7)
+
+
2R
R
External
Sync
Input
R
5.0k
MC1455
1
EA
Figure 18. External Clock Synchronization
Figure 19. External Duty Cycle Clamp and
Multi−Unit Synchronization
http://onsemi.com
9