SG3525A
ELECTRICAL CHARACTERISTICS
(V
CC
= +20 Vdc, T
A
= T
low
to T
high
[Note 3], unless otherwise noted.)
Characteristics
REFERENCE SECTION
Reference Output Voltage (T
J
= +25°C)
Line Regulation (+8.0 V
≤
V
CC
≤
+35 V)
Load Regulation (0 mA
≤
I
L
≤
20 mA)
Temperature Stability
Total Output Variation Includes Line and Load Regulation over Temperature
Short Circuit Current (V
ref
= 0 V, T
J
= +25°C)
Output Noise Voltage (10 Hz
≤
f
≤
10 kHz, T
J
= +25°C)
Long Term Stability (T
J
= +125°C) (Note 4)
OSCILLATOR SECTION
(Note 5, unless otherwise noted.)
Initial Accuracy (T
J
= +25°C)
Frequency Stability with Voltage
(+8.0 V
≤
V
CC
≤
+35 V)
Frequency Stability with Temperature
Minimum Frequency (R
T
= 150 kW, C
T
= 0.2
mF)
Maximum Frequency (R
T
= 2.0 kW, C
T
= 1.0 nF)
Current Mirror (I
RT
= 2.0 mA)
Clock Amplitude
Clock Width (T
J
= +25°C)
Sync Threshold
Sync Input Current (Sync Voltage = +3.5 V)
ERROR AMPLIFIER SECTION
(V
CM
= +5.1 V)
Input Offset Voltage
Input Bias Current
Input Offset Current
DC Open Loop Gain (R
L
≥
10 MW)
Low Level Output Voltage
High Level Output Voltage
Common Mode Rejection Ratio (+1.5 V
≤
V
CM
≤
+5.2 V)
Power Supply Rejection Ratio (+8.0 V
≤
V
CC
≤
+35 V)
PWM COMPARATOR SECTION
Minimum Duty Cycle
Maximum Duty Cycle
Input Threshold, Zero Duty Cycle (Note 5)
Input Threshold, Maximum Duty Cycle (Note 5)
Input Bias Current
DC
min
DC
max
V
th
V
th
I
IB
−
45
0.6
−
−
−
49
0.9
3.3
0.05
0
−
−
3.6
1.0
%
%
V
V
mA
V
IO
I
IB
I
IO
A
VOL
V
OL
V
OH
CMRR
PSRR
−
−
−
60
−
3.8
60
50
2.0
1.0
−
75
0.2
5.6
75
60
10
10
1.0
−
0.5
−
−
−
mV
mA
mA
dB
V
V
dB
dB
Df
osc
DVCC
Df
osc
DT
f
min
f
max
−
−
−
−
400
1.7
3.0
0.3
1.2
−
±2.0
±1.0
±0.3
50
−
2.0
3.5
0.5
2.0
1.0
±6.0
±2.0
−
−
−
2.2
−
1.0
2.8
2.5
%
%
%
Hz
kHz
mA
V
ms
V
mA
V
ref
Reg
line
Reg
load
DV
ref
/DT
DV
ref
I
SC
V
n
S
5.00
−
−
−
4.95
−
−
−
5.10
10
20
20
−
80
40
20
5.20
20
50
−
5.25
100
200
50
Vdc
mV
mV
mV
Vdc
mA
mV
rms
mV/khr
Symbol
Min
Typ
Max
Unit
3. T
low
= 0°
T
high
= +70°C
4. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average
stability from lot to lot.
5. Tested at f
osc
= 40 kHz (R
T
= 3.6 kW, C
T
= 0.01
mF,
R
D
= 0
W).
http://onsemi.com
4
ONSEMI [ ON SEMICONDUCTOR ]
