SA575
0.1mF
V
CC
+5V
C
15
1
2
C
3
V
OUT
+
−
OP AMP
575
V
CC
20
19
18
17
R
13
10kW
10mF
GND
V
IN
V
REF
+
OP AMP
+
C
14
+
10mF
3
4
3.8kW
−
C
11
+
5
C
RECT
2.2mF
3.8kW
16
S
S
10kW
+
4.7mF
C
RECT
6
7
8
15
14
13
10kW
+
+
C
10
V
OUT
GND
V
IN
V
REF
2.2mF
C
6
10mF
10mF
+
V
REF
DG
10kW
DG
GND
10kW
R
8
30kW
R
7
+
10mF
9
10
12
30kW
+
C
8
1mF
11
GND
GND
GND
Figure 1. Block Diagram and Test Circuit
PIN FUNCTION DESCRIPTION
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Symbol
+V
IN1
−V
IN1
V
OUT
RECT. IN1
C
RECT1
SUM OUT1
COMP. IN1
V
REF
GAIN CELL IN1
GND
GAIN CELL IN2
SUM NODE 2
COMP. IN2
SUM OUT2
C
RECT2
RECT. IN2
V
OUT2
−V
IN2
+V
IN2
V
CC
Non−Inverted Input 1
Inverted Input 1
Output
Rectifier 1 Input
External Capacitor Pinout for Rectifier 1
Summation Output 1
Compensator Pin
Voltage Reference
Variable Gain Cell Input 1
Ground
Variable Gain Cell Input 2
Summation Node 2
Compensator Pin
Summation Output 2
External Capacitor Pinout for Rectifier 2
Rectifier 2 Input
Output 2
Inverted Input 2
Non−Inverted Input 2
Positive Power Supply
Description
http://onsemi.com
2
ONSEMI [ ON SEMICONDUCTOR ]
