欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74VHC1GT125DT1 参数 Datasheet PDF下载

MC74VHC1GT125DT1图片预览
型号: MC74VHC1GT125DT1
PDF下载: 下载PDF文件 查看货源
内容描述: 非反相缓冲器/ CMOS逻辑电平转换器与LSTTL兼容输入 [Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs]
分类和应用: 转换器电平转换器
文件页数/大小: 8 页 / 109 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第2页浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第3页浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第4页浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第5页浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第6页浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第7页浏览型号MC74VHC1GT125DT1的Datasheet PDF文件第8页  
MC74VHC1GT125
Noninverting Buffer /
CMOS Logic Level Shifter
with LSTTL−Compatible Inputs
The MC74VHC1GT125 is a single gate noninverting buffer fabricated
with silicon gate CMOS technology. It achieves high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining CMOS
low power dissipation.
The MC74VHC1GT125 requires the 3−state control input (OE) to be
set High to place the output into the high impedance state.
The device input is compatible with TTL−type input thresholds and the
output has a full 5 V CMOS level output swing. The input protection
circuitry on this device allows overvoltage tolerance on the input,
allowing the device to be used as a logic−level translator from 3.0 V
CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V
CMOS Logic while operating at the high−voltage power supply.
The MC74VHC1GT125 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT125 to be used to interface 5 V circuits to 3 V
circuits. The output structures also provide protection when V
CC
= 0 V.
These input and output structures help prevent device destruction caused
by supply voltage − input/output voltage mismatch, battery backup, hot
insertion, etc.
http://onsemi.com
MARKING
DIAGRAMS
SC−88A / SOT−353/SC−70
DF SUFFIX
CASE 419A
W1
d
Pin 1
d = Date Code
TSOP−5/SOT−23/SC−59
DT SUFFIX
CASE 483
W1
d
Pin 1
d = Date Code
High Speed: t
PD
= 3.5 ns (Typ) at V
CC
= 5 V
Low Power Dissipation: I
CC
= 1
mA
(Max) at T
A
= 25°C
TTL−Compatible Inputs: V
IL
= 0.8 V; V
IH
= 2.0 V
CMOS−Compatible Outputs: V
OH
> 0.8 V
CC
; V
OL
< 0.1 V
CC
@Load
Power Down Protection Provided on Inputs and Outputs
Balanced Propagation Delays
Pin and Function Compatible with Other Standard Logic Families
Chip Complexity: FETs = 62; Equivalent Gates = 16
FUNCTION TABLE
OE 1
IN A 2
GND 3
4 OUT Y
5 V
CC
A Input
L
H
X
OE Input
L
L
H
Y Output
L
H
Z
1
2
3
4
5
PIN ASSIGNMENT
OE
IN A
GND
OUT Y
V
CC
Figure 1. Pinout
(Top View)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
OE
IN A
OUT Y
Figure 2. Logic Symbol
©
Semiconductor Components Industries, LLC, 2003
1
December, 2003 − Rev. 8
Publication Order Number:
MC74VHC1GT125/D