欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC74VHC1GT08DFT1 参数 Datasheet PDF下载

MC74VHC1GT08DFT1图片预览
型号: MC74VHC1GT08DFT1
PDF下载: 下载PDF文件 查看货源
内容描述: 2输入与门/ CMOS逻辑电平转换器 [2-Input AND Gate/CMOS Logic Level Shifter]
分类和应用: 转换器电平转换器
文件页数/大小: 8 页 / 93 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第2页浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第3页浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第4页浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第5页浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第6页浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第7页浏览型号MC74VHC1GT08DFT1的Datasheet PDF文件第8页  
MC74VHC1GT08
2-Input AND Gate/CMOS
Logic Level Shifter
The MC74VHC1GT08 is an advanced high speed CMOS 2–input AND
gate fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while maintaining
CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The device input is compatible with TTL–type input thresholds and the
output has a full 5 V CMOS level output swing. The input protection
circuitry on this device allows overvoltage tolerance on the input, allowing
the device to be used as a logic–level translator from 3.0 V CMOS logic to
5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic
while operating at the high–voltage power supply.
The MC74VHC1GT08 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT08 to be used to interface 5 V circuits to 3 V
circuits. The output structures also provide protection when VCC = 0 V.
These input and output structures help prevent device destruction caused
by supply voltage – input/output voltage mismatch, battery backup, hot
insertion, etc.
http://onsemi.com
MARKING
DIAGRAMS
SC–88A / SOT–353/SC–70
DF SUFFIX
CASE 419A
VTd
Pin 1
d = Date Code
TSOP–5/SOT–23/SC–59
DT SUFFIX
CASE 483
VTd
High Speed: tPD = 3.5 ns (Typ) at VCC = 5 V
Low Power Dissipation: ICC = 1
µA
(Max) at TA = 25°C
TTL–Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V
CMOS–Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load
Power Down Protection Provided on Inputs and Outputs
Balanced Propagation Delays
Pin and Function Compatible with Other Standard Logic Families
Chip Complexity: FETs = 64; Equivalent Gates = 15
Pin 1
d = Date Code
PIN ASSIGNMENT
1
2
3
4
5
IN B
IN A
GND
OUT Y
VCC
IN B
1
5
VCC
FUNCTION TABLE
Inputs
Output
B
L
H
L
H
Y
L
L
L
H
IN A
2
A
L
L
H
H
GND
3
4
OUT Y
Figure 1. Pinout
(Top View)
IN A
IN B
&
ORDERING INFORMATION
OUT Y
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
Figure 2. Logic Symbol
©
Semiconductor Components Industries, LLC, 2002
1
March, 2002 – Rev. 5
Publication Order Number:
MC74VHC1GT08/D