欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC10131L 参数 Datasheet PDF下载

MC10131L图片预览
型号: MC10131L
PDF下载: 下载PDF文件 查看货源
内容描述: 双D型主从触发器 [Dual Type D Master-Slave Flip-Flop]
分类和应用: 触发器
文件页数/大小: 8 页 / 113 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC10131L的Datasheet PDF文件第1页浏览型号MC10131L的Datasheet PDF文件第3页浏览型号MC10131L的Datasheet PDF文件第4页浏览型号MC10131L的Datasheet PDF文件第5页浏览型号MC10131L的Datasheet PDF文件第6页浏览型号MC10131L的Datasheet PDF文件第7页浏览型号MC10131L的Datasheet PDF文件第8页  
MC10131
ELECTRICAL CHARACTERISTICS
Test Limits
Pin
Under
Test
8
4
5
6
7
9
4, 5*
6, 7, 9*
2
2[
2
3[
2
2[
2
3[
0.5
0.5
–1.060
–1.060
–1.890
–1.890
–1.080
–1.080
–1.655
–1.655
–0.890
–0.890
–1.675
–1.675
–30°C
Min
Max
62
525
525
350
390
425
0.5
0.5
–0.960
–0.960
–1.850
–1.850
–0.980
–0.980
–1.630
–1.630
–0.810
–0.810
–1.650
–1.650
Min
+25°C
Typ
45
Max
56
330
330
220
245
265
0.3
0.3
–0.890
–0.890
–1.825
–1.825
–0.910
–0.910
–1.595
–1.595
–0.700
–0.700
–1.615
–1.615
Min
+85°C
Max
62
330
330
220
245
265
Unit
mAdc
µAdc
Characteristic
Power Supply Drain Current
Input Current
Symbol
I
E
I
inH
I
inL
Output Voltage
Output Voltage
Threshold Voltage
Threshold Voltage
Logic 1
Logic 0
Logic 1
Logic 0
V
OH
V
OL
V
OHA
V
OLA
µAdc
Vdc
Vdc
Vdc
Vdc
ns
Switching Times (50Ω Load)
Clock Input
Propagation Delay
t
9+2–
t
9+2+
t
6+2+
t
6+2–
t
2+
t
2–
2
2
2
2
2
2
1.7
1.7
1.7
1.7
1.0
1.0
4.6
4.6
4.6
4.6
4.6
4.6
1.8
1.8
1.8
1.8
1.1
1.1
3.0
3.0
3.0
3.0
2.5
2.5
4.5
4.5
4.5
4.5
4.5
4.5
1.8
1.8
1.8
1.8
1.1
1.1
5.0
5.0
5.0
5.0
4.9
4.9
Rise Time
Fall Time
Set Input
(20 to 80%)
(20 to 80%)
ns
Propagation Delay
t
5+2+
t
12+15+
t
5+3–
t
12+14–
2
15
3
14
1.7
1.7
1.7
1.7
4.4
4.4
4.4
4.4
1.8
1.8
1.8
1.8
2.8
2.8
2.8
2.8
4.3
4.3
4.3
4.3
1.8
1.8
1.8
1.8
4.8
4.8
4.8
4.8
ns
t
4+2–
t
13+15–
t
4+3–
t
13+14+
2
15
3
14
7
7
2
1.7
1.7
1.7
1.7
2.5
1.5
125
4.4
4.4
4.4
4.4
1.8
1.8
1.8
1.8
2.5
1.5
125
160
2.8
2.8
2.8
2.8
4.3
4.3
4.3
4.3
1.8
1.8
1.8
1.8
2.5
1.5
125
V
IHmax
V
ILmin
4.8
4.8
4.8
4.8
ns
ns
MHz
Reset Input
Propagation Delay
Setup Time
Hold Time
Toggle Frequency (Max)
t
setup
t
hold
f
tog
* Individually test each input applying V
IH
or V
IL
to input under test.
[
Output level to be measured after a clock pulse has been applied to the C
E
Input (Pin 6)
http://onsemi.com
2