欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC10124L 参数 Datasheet PDF下载

MC10124L图片预览
型号: MC10124L
PDF下载: 下载PDF文件 查看货源
内容描述: 四TTL至MECL翻译 [Quad TTL to MECL Translator]
分类和应用: 转换器电平转换器驱动程序和接口接口集成电路
文件页数/大小: 8 页 / 121 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC10124L的Datasheet PDF文件第2页浏览型号MC10124L的Datasheet PDF文件第3页浏览型号MC10124L的Datasheet PDF文件第4页浏览型号MC10124L的Datasheet PDF文件第5页浏览型号MC10124L的Datasheet PDF文件第6页浏览型号MC10124L的Datasheet PDF文件第7页浏览型号MC10124L的Datasheet PDF文件第8页  
MC10124
Quad TTL to MECL
Translator
The MC10124 is a quad translator for interfacing data and control
signals between a saturated logic section and the MECL section of
digital systems. The MC10124 has TTL compatible inputs, and
MECL complementary open–emitter outputs that allow use as an
inverting/ non–inverting translator or as a differential line driver.
When the common strobe input is at the low logic level, it forces all
true outputs to a MECL low logic state and all inverting outputs to a
MECL high logic state.
Power supply requirements are ground, +5.0 Volts, and –5.2 Volts.
Propagation delay of the MC10124 is typically 3.5 ns. The dc levels
are standard or Schottky TTL in, MECL 10,000 out.
An advantage of this device is that TTL level information can be
transmitted differentially, via balanced twisted pair lines, to the MECL
equipment, where the signal can be received by the MC10115 or
MC10116 differential line receivers. The MC10124 is useful in
computers, instrumentation, peripheral controllers, test equipment,
and digital communications systems.
P
D
= 380 mW typ/pkg (No Load)
t
pd
= 3.5 ns typ (+ 1.5 Vdc in to 50% out)
t
r
, t
f
= 2.5 ns typ (20%–80%)
LOGIC DIAGRAM
5
6
7
10
11
Gnd
=
V
CC
(+5.0Vdc) =
V
EE
(-5.2Vdc) =
4
2
3
1
12
15
13
14
PIN 16
PIN 9
PIN 8
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
http://onsemi.com
MARKING
DIAGRAMS
16
CDIP–16
L SUFFIX
CASE 620
1
16
PDIP–16
P SUFFIX
CASE 648
1
1
PLCC–20
FN SUFFIX
CASE 775
10124
AWLYYWW
MC10124P
AWLYYWW
MC10124L
AWLYYWW
ORDERING INFORMATION
Device
MC10124L
MC10124P
Package
CDIP–16
PDIP–16
PLCC–20
Shipping
25 Units / Rail
25 Units / Rail
46 Units / Rail
DIP PIN ASSIGNMENT
B
OUT
A
OUT
B
OUT
A
OUT
A
IN
COMMON
STROBE
B
IN
MC10124FN
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
C
OUT
D
OUT
D
OUT
C
OUT
D
IN
C
IN
V
CC
V
EE
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18
of the ON Semiconductor MECL Data Book (DL122/D).
©
Semiconductor Components Industries, LLC, 2002
1
January, 2002 – Rev. 7
Publication Order Number:
MC10124/D