欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9228GA 参数 Datasheet PDF下载

ML9228GA图片预览
型号: ML9228GA
PDF下载: 下载PDF文件 查看货源
内容描述: 82位双面/三VFD控制器/驱动器与数字调光,键扫描 [82-Bit Duplex/Triplex VFD Controller/Driver with Digital Dimming, Keyscan]
分类和应用: 驱动器接口集成电路控制器
文件页数/大小: 25 页 / 169 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9228GA的Datasheet PDF文件第1页浏览型号ML9228GA的Datasheet PDF文件第2页浏览型号ML9228GA的Datasheet PDF文件第3页浏览型号ML9228GA的Datasheet PDF文件第5页浏览型号ML9228GA的Datasheet PDF文件第6页浏览型号ML9228GA的Datasheet PDF文件第7页浏览型号ML9228GA的Datasheet PDF文件第8页浏览型号ML9228GA的Datasheet PDF文件第9页  
FEDL9228-01
OKI Semiconductor
ML9228
PIN DESCRIPTIONS
Pin
12,42
14
13,41
37
3 to 11,
46 to 62,
67 to 100,
105 to 126
43,44,45
GRID1
to 3
O
Symbol
V
DISP
V
DD
D-GND
L-GND
Type
Description
High Level Power supply pins
Pin12 and pin42 should be connected externally.
Low Level Power supply pin
D-GND is ground pins for the VFD driver circuit. L-GND is ground pin for
the logic circuit. Pin13,Pin37 and Pin41 should be connected externally.
Segment (anode) signal output pins for a VFD tube
These pins can be directly connected to the VFD tube. External circuit is
not required.
l
OH
–6 mA, l
OL
≤ 500 µΑ
Inverted Grid signal output pins
For pre-driver, the external circuit is required.
l
OH
–6 mA, l
OL
10 mA
Chip Select input pin
Data input/output operation is valid when this pin is set at a High level.
Serial clock input pin
Data is input and/or output through the DATA l/O pin at the rising edge of
the serial clock.
Serial data input/output pin
Data is input to/comes out from the shift register at the rising edge of the
serial clock.
Interrupt signal output to microcontroller. When any key of key matrix is
pressed or released, key scanning is started. After the completion of the
one cycle, this pin goes to high level and keeps the high level until
keyscan stop mode is selected.
Duplex/Triplex operation select input pin.
DUP/TRl = L(L-GND) : Triplex
DUP/TRl = H(VDD)
COL1
to 6
: Duplex
Return inputs from the key matrix
These pins are active low. When key matrix are in the inactive sate,
these pins are at high level through the internal pull-up resistors. All the
inputs do not have the chattering absorption function for the keyscans.
Key switch scanning outputs
Normally low level is output through these pin. When any switch of key
matrix is depressed or released, key scanning is started and is continued
until keyscan stop mode is selected. When keyscan stop mode is
selected, all outputs of ROW1 to 5 go back to low level.
Display off control input.
28
BLANK
I
BLANK
= L(L-GND) : Display off(SEG1-82 = L)
BLANK
= H(VDD)
: Display on
SEG1 to 82
O
30
CS
l
31
CLOCK
l
32
DATA l/O
l/O
15
INT
O
27
DUP/TRl
l
21 to 26
l
16 to 20
ROW1 to 5
O
4/25