FEDL9092-01
OKI Semiconductor
ML9092-01/02/03/04
Power-On Reset
The capacitance of an external capacitor that is connected to the RESET pin must be CRST [µF] ≥ 12.5 × TR [s],
where TR is the rise time taken until the power supply voltage to be supplied to the ML9092-01/02/03/04 reaches
0.9VDD (4.5 V) from 0.1VDD, and CRST is the capacitance of an external capacitor connected to the RESET pin.
(For example, if TR = 10 [ms], then CRST ≥ 0.125 [µF])
The pulse width when an external reset signal is input should be TR or more.
Set an instruction at least 10 µs after the reset signal reaches 0.85VDD or more.
Thereafter, this IC is accessible.
TR
0.9VDD
(4.5 V)
Recommended power supply
VDD
0.1VDD
voltage (5 V)
0.85VDD
Accessible time
10 µs or more
RESET
37/66