欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9040A 参数 Datasheet PDF下载

ML9040A图片预览
型号: ML9040A
PDF下载: 下载PDF文件 查看货源
内容描述: 具有16点共同驱动器和40点段驱动点阵LCD控制器 [DOT MATRIX LCD CONTROLLER WITH 16-DOT COMMON DRIVER AND 40-DOT SEGMENT DRIVER]
分类和应用: 驱动器控制器
文件页数/大小: 49 页 / 432 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9040A的Datasheet PDF文件第19页浏览型号ML9040A的Datasheet PDF文件第20页浏览型号ML9040A的Datasheet PDF文件第21页浏览型号ML9040A的Datasheet PDF文件第22页浏览型号ML9040A的Datasheet PDF文件第24页浏览型号ML9040A的Datasheet PDF文件第25页浏览型号ML9040A的Datasheet PDF文件第26页浏览型号ML9040A的Datasheet PDF文件第27页  
PEDL9040A-03  
¡ Semiconductor  
ML9040A-Axx/-Bxx  
Cursor/Blink Control Circuit  
This is a circuit that generates the LCD cursor and blink.  
This circuit is under the control of the CPU program.  
The display of the cursor and blink on the LCD is made at a position corresponding to the  
DD RAM address that is set in the ADC.  
The figure below shows an example of the cursor/blink position when the value of ADC  
is set to "07" (hex.).  
DB6  
L
DB0  
H
ADC  
L
0
L
L
H
H
7
First  
digit  
2
3
4
5
6
7
8
9
79 80  
4E 4F  
In 1-line display mode  
00 01 02 05 04 05 06 07 08  
Cursor and blink position  
First  
digit  
2
3
4
5
6
7
8
9
39 40  
26 27  
First line  
00 01 02 03 04 05 06 07 08  
40 41 42 43 44 45 46 47 48  
In 2-line display mode  
Second line  
66 67  
Cursor and blink position  
(Note) The cursor and blink are displayed even when the CG RAM address is set in the  
ADC. For this reason, it is necessary to inhibit the cursor and blink display while  
the CG RAM address is set in the ADC.  
LCD Display Circuit (COM to COM , SEG to SEG , L, CP, DO, and DF)  
1
16  
1
40  
As the ML9040A-Axx/-Bxx provides the COM signal outputs (16 outputs) and the SEG  
signal outputs (40 outputs), it can display 8 characters (1-line display) or 16 characters (2-  
line display) as a unit.  
SEG to SEG are used to display 8-digit display on the LCD. To expand the display, an  
1
40  
MSM5259 is used.  
The MSM5259, 40-dot segment driver, is used for expansion of the SEG signal output.  
Interface with the MSM5259 is made through data output pin (DO), clock output pin (CP),  
latch output pin (L), and display frequency pin (DF). The character pattern data is serially  
transferred to MSM5259 through DO and CP. When the data of 72 characters 360-bit (= 5-  
bit/ch. x 72 ch. = 1-line display) or 32 characters 160-bit (5-bit/ch. x 32 ch. = 2-line display)  
is output, the latch pulse is also output through pin L. By this latch pulse, the data  
transferred serially to MSM5259 is latched to be used as display data. The display  
frequency signal (DF) required when LCD is displayed is also output from DF pin  
synchronously with this latch pulse.  
23/49  
 复制成功!